From WikiChip
Difference between revisions of "intel/atom x3/x3-c3130"
< intel‎ | atom x3

m (→‎Cache)
m (Bot: moving all {{mpu}} to {{chip}})
 
(9 intermediate revisions by 4 users not shown)
Line 1: Line 1:
 
{{intel title|Atom x3-C3130}}
 
{{intel title|Atom x3-C3130}}
−
{{mpu
+
{{chip
 
| name                = Atom x3-C3130
 
| name                = Atom x3-C3130
 
| no image            = Yes
 
| no image            = Yes
 
| image              =  
 
| image              =  
 
| caption            =  
 
| caption            =  
−
| manufacturer        = Intel
+
| designer            = Intel
 +
| manufacturer        = TSMC
 
| model number        = x3-C3130
 
| model number        = x3-C3130
 
| part number        =  
 
| part number        =  
Line 27: Line 28:
 
| s-spec es          =  
 
| s-spec es          =  
  
−
| microarch          = Airmont
+
| isa family          = x86
−
| platform            = Cherry Trail
+
| isa                = x86-64
−
| core name          = Cherry Trail
+
| microarch          = Silvermont
 +
| platform            = SoFIA
 +
| core name          = SoFIA
 
| core stepping      =  
 
| core stepping      =  
 
| process            = 28 nm
 
| process            = 28 nm
Line 41: Line 44:
 
| max memory          = 1024 MB
 
| max memory          = 1024 MB
  
−
| electrical          = Yes
+
 
 
| power              =  
 
| power              =  
 
| sdp                =  
 
| sdp                =  
Line 48: Line 51:
 
| ctdp down frequency =
 
| ctdp down frequency =
 
| ctdp up            =
 
| ctdp up            =
−
| temp max            = -25 °C
+
| temp max            = 85 °C
−
| temp min            = 85 °C
+
| temp min            = -25 °C
  
 
| packaging          =  
 
| packaging          =  
Line 63: Line 66:
 
== Cache ==
 
== Cache ==
 
{{cache info
 
{{cache info
−
|l1i cache=
+
|l2 cache=512 KiB
−
|l1i break=
+
|l2 break=1x512 KiB
−
|l1i desc=
 
−
|l1i extra=
 
−
|l1d cache=
 
−
|l1d break=
 
−
|l1d desc=
 
−
|l1d extra=
 
−
|l2 cache=1 MB
 
−
|l2 break=2x512 KB
 
−
|l2 desc=
 
 
|l2 extra=(per 2 cores)
 
|l2 extra=(per 2 cores)
−
|l3 cache=0 KB
+
|l3 cache=0 KiB
 
|l3 desc=No L3$
 
|l3 desc=No L3$
 
}}
 
}}
Line 138: Line 132:
  
 
== Features ==
 
== Features ==
−
{{mpu features
+
{{x86 features
 
| em64t    = Yes
 
| em64t    = Yes
 
| nx        = Yes
 
| nx        = Yes

Latest revision as of 15:15, 13 December 2017

Edit Values
Atom x3-C3130
General Info
DesignerIntel
ManufacturerTSMC
Model Numberx3-C3130
MarketMobile
IntroductionMarch 4, 2015 (announced)
March 4, 2015 (launched)
ShopAmazon
General Specs
FamilyAtom x3
SeriesC3000
LockedYes
Frequency1000 MHz
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureSilvermont
PlatformSoFIA
Core NameSoFIA
Process28 nm
TechnologyCMOS
Word Size64 bit
Cores2
Threads2
Max Memory1024 MB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
OP Temperature-25 °C – 85 °C

The x3-C3130 is a dual-core 64-bit system-on-chip designed by Intel and introduced in March 2015. The x3-C3130 is intel's first SoC to integrate a 3G modem. Manufactured in 28 nm process and operating at 1 GHz, this SoC is aimed at entry-level smart phones. This SoC integrates an Arm Mali-400 MP2 GPU.

Cache[edit]

Cache Info [Edit Values]
L2$ 512 KiB
0.5 MiB
524,288 B
4.882812e-4 GiB
1x512 KiB (per 2 cores)
L3$ 0 KiB
0 MiB
0 B
0 GiB
No L3$

Graphics[edit]

Integrated Graphic Information
GPU Mali-400 MP2
Displays 1
Frequency 480 MHz
0.48 GHz
480,000 KHz
Output DSI
OpenGL ES 2.0
Max DSI Res 1280x800 @60 Hz

Memory controller[edit]

Integrated Memory Controller
Type LPDDR2-800
Controllers 1
Channels 1
ECC Support No
Max bandwidth 3,200 MB/s
Max memory 1024 MB

Input/Output[edit]

  • USB Revision: 2.0 OTG
  • USB Ports: 1
  • GP I/O: 2x I2C
  • UART: 2x USIF
  • GLONASS

Storage[edit]

  • eMMC 4.41

Features[edit]

Networking[edit]

  • RF Transceiver: A-GOLD 620
    • Baseband Functions: HSDPA+ 21Mbps HSUPA 5.8 Mbps, GSM/GPRS/EDGE, DSDS
    • RF Transceiver Functions: Low power multimode multiband transceiver for 3G 2.5G 2G
    • Wi-Fi: 802.11 B/G/N
    • Bluetooth: 4.0 LE
    • GPS & GLONASS
    • FM Radio
    • Protocol Stack: Intel Release 9 Protocol Stack

ISP/Camera[edit]

  • Up to 13 MP/5 MP
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/atom_x3/x3-c3130&oldid=70417"
Facts about "Atom x3-C3130 - Intel"
RDF feed
base frequency1,000 MHz (1 GHz, 1,000,000 kHz) +
core count2 +
core nameSoFIA +
designerIntel +
familyAtom x3 +
first announcedMarch 4, 2015 +
first launchedMarch 4, 2015 +
full page nameintel/atom x3/x3-c3130 +
has featureintegrated gpu +, Advanced Encryption Standard Instruction Set Extension + and Burst Performance Technology +
has intel burst performance technologytrue +
has locked clock multipliertrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
integrated gpuMali-400 MP2 +
integrated gpu base frequency480 MHz (0.48 GHz, 480,000 KHz) +
isax86-64 +
isa familyx86 +
l2$ size0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) +
l3$ descriptionNo L3$ +
l3$ size0 MiB (0 KiB, 0 B, 0 GiB) +
ldateMarch 4, 2015 +
manufacturerTSMC +
market segmentMobile +
max cpu count1 +
max operating temperature85 °C +
microarchitectureSilvermont +
min operating temperature-25 °C +
model numberx3-C3130 +
nameAtom x3-C3130 +
platformSoFIA +
process28 nm (0.028 μm, 2.8e-5 mm) +
seriesC3000 +
smp max ways1 +
technologyCMOS +
thread count2 +
word size64 bit (8 octets, 16 nibbles) +