From WikiChip
Difference between revisions of "amd/epyc embedded/3451"
(Added missing data. Tjmax revised to 105 °C @ 85 °C Tamb in "AMD EPYC™ Embedded 3000 Family" Rev. E.) |
|||
Line 6: | Line 6: | ||
|manufacturer=GlobalFoundries | |manufacturer=GlobalFoundries | ||
|model number=3451 | |model number=3451 | ||
+ | |part number=PE3451BMQGAAF | ||
|market=Server | |market=Server | ||
|market 2=Embedded | |market 2=Embedded | ||
Line 35: | Line 36: | ||
|max memory=1 TiB | |max memory=1 TiB | ||
|tdp=100 W | |tdp=100 W | ||
+ | |ctdp down=80 W | ||
|tjunc min=0 °C | |tjunc min=0 °C | ||
− | |tjunc max= | + | |tjunc max=105 °C |
|package module 1={{packages/amd/package sp4}} | |package module 1={{packages/amd/package sp4}} | ||
}} | }} | ||
Line 79: | Line 81: | ||
== Expansions == | == Expansions == | ||
− | The EPYC Embedded 3451 | + | The EPYC Embedded 3451 supports up to 64 PCIe Gen 3 (8 GT/s) lanes. Some of these lanes can be configured as SATA 3 (6 Gb/s) and 10 Gigabit Ethernet ports. Up to 16 SATA ports and 8 GbE ports are available on this model, as well as four USB 3.1 Gen 1 (5 Gb/s) ports, and the following low speed interfaces: EMMC, eSPI, GPIO, I2C, LPC, SMBus, SPI, UART. |
{{expansions main | {{expansions main | ||
| | | | ||
Line 90: | Line 92: | ||
|pcie config 3=x4 | |pcie config 3=x4 | ||
|pcie config 4=x2 | |pcie config 4=x2 | ||
+ | }} | ||
+ | {{expansions entry | ||
+ | |type=USB | ||
+ | |usb revision=3.1 | ||
+ | |usb ports=4 | ||
}} | }} | ||
{{expansions entry | {{expansions entry | ||
Line 100: | Line 107: | ||
|eth opts=Yes | |eth opts=Yes | ||
|10ge=Yes | |10ge=Yes | ||
− | |10ge ports= | + | |10ge ports=8 |
}} | }} | ||
Line 177: | Line 184: | ||
|xfr=No | |xfr=No | ||
}} | }} | ||
+ | |||
+ | == References == | ||
+ | * [https://www.amd.com/system/files/documents/updated-3000-family-product-brief.pdf "AMD EPYC™ Embedded 3000 Family"], AMD Publ. #1887102, Rev. E, 2019 | ||
+ | * [https://www.amd.com/en/products/specifications/embedded "Embedded Processor Specifications"]. <i>AMD.com</i>. Retrieved October 2020. |
Revision as of 19:43, 18 October 2020
Edit Values | |
EPYC Embedded 3451 | |
General Info | |
Designer | AMD |
Manufacturer | GlobalFoundries |
Model Number | 3451 |
Part Number | PE3451BMQGAAF |
Market | Server, Embedded |
Introduction | February 21, 2018 (announced) February 21, 2018 (launched) |
Release Price | $880 |
Shop | Amazon |
General Specs | |
Family | EPYC Embedded |
Series | 3000 |
Frequency | 2,150 MHz |
Turbo Frequency | 3,000 MHz (1 core), 2,450 MHz (16 cores) |
Clock multiplier | 21.5 |
Microarchitecture | |
ISA | x86-64 (x86) |
Microarchitecture | Zen |
Core Name | Snowy Owl |
Core Family | 23 |
Core Model | 1 |
Process | 14 nm |
Transistors | 9,600,000,000 |
Technology | CMOS |
Die | 213 mm² |
MCP | Yes (2 dies) |
Word Size | 64 bit |
Cores | 16 |
Threads | 32 |
Max Memory | 1 TiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
TDP | 100 W |
cTDP down | 80 W |
Tjunction | 0 °C – 105 °C |
Packaging | |
Template:packages/amd/package sp4 |
EPYC Embedded 3451 is a 64-bit hexadeca-core x86 embedded microprocessor introduced by AMD in early 2018 for dense servers and edge devices. Fabricated on a 14 nm process based on the Zen microarchitecture, this chip operates at 2.15 GHz with a TDP of 100 W and a turbo frequency of up to 3 GHz. The 3451 supports up to 1 TiB of quad-channel DDR4-2666 memory.
Cache
- Main article: Zen § Cache
![]() |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||||||||||||||
|
Memory controller
![]() |
Integrated Memory Controller
|
|||||||||||||
|
[Edit] Official AMD Supported Memory Configurations | ||||
---|---|---|---|---|
Quad Channel | Single Rank | 1 DIMM per channel | 4 of 8 | DDR4-2666 |
2 DIMMs per channel | 8 of 8 | DDR4-2133 | ||
Dual Rank | 1 DIMM per channel | 4 of 8 | DDR4-2400 | |
2 DIMMs per channel | 8 of 8 | DDR4-1866 |
Expansions
The EPYC Embedded 3451 supports up to 64 PCIe Gen 3 (8 GT/s) lanes. Some of these lanes can be configured as SATA 3 (6 Gb/s) and 10 Gigabit Ethernet ports. Up to 16 SATA ports and 8 GbE ports are available on this model, as well as four USB 3.1 Gen 1 (5 Gb/s) ports, and the following low speed interfaces: EMMC, eSPI, GPIO, I2C, LPC, SMBus, SPI, UART.
![]() |
Expansion Options |
||||||||||
|
![]() |
Networking
|
|||
|
Features
[Edit/Modify Supported Features]
References
- "AMD EPYC™ Embedded 3000 Family", AMD Publ. #1887102, Rev. E, 2019
- "Embedded Processor Specifications". AMD.com. Retrieved October 2020.
Facts about "EPYC Embedded 3451 - AMD"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | EPYC Embedded 3451 - AMD#pcie + |
base frequency | 2,150 MHz (2.15 GHz, 2,150,000 kHz) + |
clock multiplier | 21.5 + |
core count | 16 + |
core family | 23 + |
core model | 1 + |
core name | Snowy Owl + |
designer | AMD + |
die area | 213 mm² (0.33 in², 2.13 cm², 213,000,000 µm²) + |
die count | 2 + |
family | EPYC Embedded + |
first announced | February 21, 2018 + |
first launched | February 21, 2018 + |
full page name | amd/epyc embedded/3451 + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has amd amd-v technology | true + |
has amd amd-vi technology | true + |
has amd secure encrypted virtualization technology | true + |
has amd secure memory encryption technology | true + |
has amd sensemi technology | true + |
has amd transparent secure memory encryption technology | true + |
has ecc memory support | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension + and SenseMI Technology + |
has simultaneous multithreading | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
is multi-chip package | true + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 1,536 KiB (1,572,864 B, 1.5 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 512 KiB (524,288 B, 0.5 MiB) + |
l1i$ description | 4-way set associative + |
l1i$ size | 1,024 KiB (1,048,576 B, 1 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) + |
l3$ description | 16-way set associative + |
l3$ size | 32 MiB (32,768 KiB, 33,554,432 B, 0.0313 GiB) + |
ldate | February 21, 2018 + |
manufacturer | GlobalFoundries + |
market segment | Server + and Embedded + |
max cpu count | 1 + |
max junction temperature | 378.15 K (105 °C, 221 °F, 680.67 °R) + |
max memory | 1,048,576 MiB (1,073,741,824 KiB, 1,099,511,627,776 B, 1,024 GiB, 1 TiB) + |
max memory bandwidth | 79.47 GiB/s (81,377.28 MiB/s, 85.33 GB/s, 85,330.263 MB/s, 0.0776 TiB/s, 0.0853 TB/s) + |
max memory channels | 4 + |
max sata ports | 16 + |
max usb ports | 4 + |
microarchitecture | Zen + |
min junction temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
model number | 3451 + |
name | EPYC Embedded 3451 + |
part number | PE3451BMQGAAF + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
release price | $ 880.00 (€ 792.00, £ 712.80, ¥ 90,930.40) + |
series | 3000 + |
smp max ways | 1 + |
supported memory type | DDR4-2666 + |
tdp | 100 W (100,000 mW, 0.134 hp, 0.1 kW) + |
tdp down | 80 W (80,000 mW, 0.107 hp, 0.08 kW) + |
technology | CMOS + |
thread count | 32 + |
transistor count | 9,600,000,000 + |
turbo frequency (16 cores) | 2,450 MHz (2.45 GHz, 2,450,000 kHz) + |
turbo frequency (1 core) | 3,000 MHz (3 GHz, 3,000,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |