From WikiChip
					
    Difference between revisions of "intel/xeon platinum/8253"    
                	
														| (3 intermediate revisions by the same user not shown) | |||
| Line 8: | Line 8: | ||
| |part number=CD8069504194601 | |part number=CD8069504194601 | ||
| |s-spec=SRF93 | |s-spec=SRF93 | ||
| + | |s-spec qs=QRAN | ||
| |market=Server | |market=Server | ||
| |first announced=April 2, 2019 | |first announced=April 2, 2019 | ||
| Line 26: | Line 27: | ||
| |core name=Cascade Lake SP | |core name=Cascade Lake SP | ||
| |core family=6 | |core family=6 | ||
| − | |core stepping=B1 | + | |core stepping=B0 | 
| + | |core stepping 2=B1 | ||
| |process=14 nm | |process=14 nm | ||
| |technology=CMOS | |technology=CMOS | ||
| Line 32: | Line 34: | ||
| |core count=16 | |core count=16 | ||
| |thread count=32 | |thread count=32 | ||
| + | |max memory=1 TiB | ||
| |max cpus=8 | |max cpus=8 | ||
| − | | | + | |smp interconnect=UPI | 
| + | |smp interconnect links=3 | ||
| + | |smp interconnect rate=10.4 GT/s | ||
| |tdp=125 W | |tdp=125 W | ||
| |package name 1=intel,fclga_3647 | |package name 1=intel,fclga_3647 | ||
| + | |predecessor=Xeon Platinum 8153 | ||
| + | |predecessor link=intel/xeon_platinum/8153 | ||
| }} | }} | ||
| '''Xeon Platinum 8253''' is a {{arch|64}} [[16-core]] [[x86]] high-performance server microprocessor introduced by [[Intel]] in early [[2019]]. The Platinum 8253 is based on the {{intel|Cascade Lake|l=arch}} microarchitecture and is manufactured on a [[14 nm process]]. This chip supports 8-way multiprocessing, sports 2 {{x86|AVX-512}} [[FMA]] units as well as three {{intel|Ultra Path Interconnect}} links. This microprocessor supports up 1 TiB of hexa-channel DDR4-2933 memory, operates at 2.2 GHz with a TDP of 125 W and features a {{intel|turbo boost}} frequency of up to 3 GHz. | '''Xeon Platinum 8253''' is a {{arch|64}} [[16-core]] [[x86]] high-performance server microprocessor introduced by [[Intel]] in early [[2019]]. The Platinum 8253 is based on the {{intel|Cascade Lake|l=arch}} microarchitecture and is manufactured on a [[14 nm process]]. This chip supports 8-way multiprocessing, sports 2 {{x86|AVX-512}} [[FMA]] units as well as three {{intel|Ultra Path Interconnect}} links. This microprocessor supports up 1 TiB of hexa-channel DDR4-2933 memory, operates at 2.2 GHz with a TDP of 125 W and features a {{intel|turbo boost}} frequency of up to 3 GHz. | ||
| Line 73: | Line 80: | ||
| |bandwidth qchan=87.42 GiB/s | |bandwidth qchan=87.42 GiB/s | ||
| |bandwidth hchan=131.13 GiB/s | |bandwidth hchan=131.13 GiB/s | ||
| + | }} | ||
| + | |||
| + | == Expansions == | ||
| + | {{expansions main | ||
| + | | | ||
| + | {{expansions entry | ||
| + | |type=PCIe | ||
| + | |pcie revision=3.0 | ||
| + | |pcie lanes=48 | ||
| + | |pcie config=1x16 | ||
| + | |pcie config 2=x8 | ||
| + | |pcie config 3=x4 | ||
| + | }} | ||
| + | }} | ||
| + | |||
| + | == Features ==  | ||
| + | {{x86 features | ||
| + | |real=Yes | ||
| + | |protected=Yes | ||
| + | |smm=Yes | ||
| + | |fpu=Yes | ||
| + | |x8616=Yes | ||
| + | |x8632=Yes | ||
| + | |x8664=Yes | ||
| + | |nx=Yes | ||
| + | |mmx=Yes | ||
| + | |emmx=Yes | ||
| + | |sse=Yes | ||
| + | |sse2=Yes | ||
| + | |sse3=Yes | ||
| + | |ssse3=Yes | ||
| + | |sse41=Yes | ||
| + | |sse42=Yes | ||
| + | |sse4a=No | ||
| + | |avx=Yes | ||
| + | |avx2=Yes | ||
| + | |avx512f=Yes | ||
| + | |avx512cd=Yes | ||
| + | |avx512er=No | ||
| + | |avx512pf=No | ||
| + | |avx512bw=Yes | ||
| + | |avx512dq=Yes | ||
| + | |avx512vl=Yes | ||
| + | |avx512ifma=No | ||
| + | |avx512vbmi=No | ||
| + | |avx5124fmaps=No | ||
| + | |avx512vnni=Yes | ||
| + | |avx5124vnniw=No | ||
| + | |avx512vpopcntdq=No | ||
| + | |avx512units=2 | ||
| + | |abm=Yes | ||
| + | |tbm=No | ||
| + | |bmi1=Yes | ||
| + | |bmi2=Yes | ||
| + | |fma3=Yes | ||
| + | |fma4=No | ||
| + | |aes=Yes | ||
| + | |rdrand=Yes | ||
| + | |sha=No | ||
| + | |xop=No | ||
| + | |adx=Yes | ||
| + | |clmul=Yes | ||
| + | |f16c=Yes | ||
| + | |bfloat16=No | ||
| + | |tbt1=No | ||
| + | |tbt2=Yes | ||
| + | |tbmt3=No | ||
| + | |bpt=No | ||
| + | |eist=Yes | ||
| + | |sst=Yes | ||
| + | |flex=No | ||
| + | |fastmem=No | ||
| + | |ivmd=Yes | ||
| + | |intelnodecontroller=Yes | ||
| + | |intelnode=Yes | ||
| + | |kpt=Yes | ||
| + | |ptt=Yes | ||
| + | |intelrunsure=Yes | ||
| + | |mbe=Yes | ||
| + | |isrt=No | ||
| + | |sba=No | ||
| + | |mwt=No | ||
| + | |sipp=No | ||
| + | |att=No | ||
| + | |ipt=No | ||
| + | |tsx=Yes | ||
| + | |txt=Yes | ||
| + | |ht=Yes | ||
| + | |vpro=Yes | ||
| + | |vtx=Yes | ||
| + | |vtd=Yes | ||
| + | |ept=Yes | ||
| + | |mpx=No | ||
| + | |sgx=No | ||
| + | |securekey=No | ||
| + | |osguard=No | ||
| + | |intqat=No | ||
| + | |dlboost=Yes | ||
| + | |3dnow=No | ||
| + | |e3dnow=No | ||
| + | |smartmp=No | ||
| + | |powernow=No | ||
| + | |amdvi=No | ||
| + | |amdv=No | ||
| + | |amdsme=No | ||
| + | |amdtsme=No | ||
| + | |amdsev=No | ||
| + | |rvi=No | ||
| + | |smt=No | ||
| + | |sensemi=No | ||
| + | |xfr=No | ||
| + | |xfr2=No | ||
| + | |mxfr=No | ||
| + | |amdpb=No | ||
| + | |amdpb2=No | ||
| + | |amdpbod=No | ||
| + | }} | ||
| + | |||
| + | == Frequencies == | ||
| + | {{see also|intel/frequency_behavior|l1=Intel's CPU Frequency Behavior}} | ||
| + | {{frequency table | ||
| + | |freq_base=2,200MHz  | ||
| + | |freq_1=3,000MHz  | ||
| + | |freq_2=3,000MHz  | ||
| + | |freq_3=2,800MHz  | ||
| + | |freq_4=2,800MHz  | ||
| + | |freq_5=2,700MHz  | ||
| + | |freq_6=2,700MHz  | ||
| + | |freq_7=2,700MHz  | ||
| + | |freq_8=2,700MHz  | ||
| + | |freq_9=2,700MHz  | ||
| + | |freq_10=2,700MHz  | ||
| + | |freq_11=2,700MHz  | ||
| + | |freq_12=2,700MHz  | ||
| + | |freq_13=2,500MHz  | ||
| + | |freq_14=2,500MHz  | ||
| + | |freq_15=2,500MHz  | ||
| + | |freq_16=2,500MHz  | ||
| + | |freq_avx2_base=1,700MHz  | ||
| + | |freq_avx2_1=2,700MHz  | ||
| + | |freq_avx2_2=2,700MHz  | ||
| + | |freq_avx2_3=2,500MHz  | ||
| + | |freq_avx2_4=2,500MHz  | ||
| + | |freq_avx2_5=2,400MHz  | ||
| + | |freq_avx2_6=2,400MHz  | ||
| + | |freq_avx2_7=2,400MHz  | ||
| + | |freq_avx2_8=2,400MHz  | ||
| + | |freq_avx2_9=2,200MHz  | ||
| + | |freq_avx2_10=2,200MHz  | ||
| + | |freq_avx2_11=2,200MHz  | ||
| + | |freq_avx2_12=2,200MHz  | ||
| + | |freq_avx2_13=2,000MHz  | ||
| + | |freq_avx2_14=2,000MHz  | ||
| + | |freq_avx2_15=2,000MHz  | ||
| + | |freq_avx2_16=2,000MHz  | ||
| + | |freq_avx512_base=1,200MHz  | ||
| + | |freq_avx512_1=2,600MHz  | ||
| + | |freq_avx512_2=2,600MHz  | ||
| + | |freq_avx512_3=2,400MHz  | ||
| + | |freq_avx512_4=2,400MHz  | ||
| + | |freq_avx512_5=2,000MHz  | ||
| + | |freq_avx512_6=2,000MHz  | ||
| + | |freq_avx512_7=2,000MHz  | ||
| + | |freq_avx512_8=2,000MHz  | ||
| + | |freq_avx512_9=1,700MHz  | ||
| + | |freq_avx512_10=1,700MHz  | ||
| + | |freq_avx512_11=1,700MHz  | ||
| + | |freq_avx512_12=1,700MHz  | ||
| + | |freq_avx512_13=1,600MHz  | ||
| + | |freq_avx512_14=1,600MHz  | ||
| + | |freq_avx512_15=1,600MHz  | ||
| + | |freq_avx512_16=1,600MHz  | ||
| }} | }} | ||
Latest revision as of 02:38, 29 December 2019
| Edit Values | |
| Xeon Platinum 8253 | |
|  | |
| General Info | |
| Designer | Intel | 
| Manufacturer | Intel | 
| Model Number | 8253 | 
| Part Number | CD8069504194601 | 
| S-Spec | SRF93 QRAN (QS) | 
| Market | Server | 
| Introduction | April 2, 2019 (announced) April 2, 2019 (launched) | 
| Release Price | $3,115.00 (tray) | 
| Shop | Amazon | 
| General Specs | |
| Family | Xeon Platinum | 
| Series | 8200 | 
| Locked | Yes | 
| Frequency | 2,200 MHz | 
| Turbo Frequency | 3,000 MHz (1 core) | 
| Clock multiplier | 22 | 
| CPUID | 0x50655 | 
| Microarchitecture | |
| ISA | x86-64 (x86) | 
| Microarchitecture | Cascade Lake | 
| Platform | Purley | 
| Chipset | Lewisburg | 
| Core Name | Cascade Lake SP | 
| Core Family | 6 | 
| Core Stepping | B0, B1 | 
| Process | 14 nm | 
| Technology | CMOS | 
| Word Size | 64 bit | 
| Cores | 16 | 
| Threads | 32 | 
| Max Memory | 1 TiB | 
| Multiprocessing | |
| Max SMP | 8-Way (Multiprocessor) | 
| Interconnect | UPI | 
| Interconnect Links | 3 | 
| Interconnect Rate | 10.4 GT/s | 
| Electrical | |
| TDP | 125 W | 
| Packaging | |
| Package | FCLGA-3647 (FCLGA) | 
| Dimension | 76.16 mm × 56.6 mm | 
| Pitch | 0.8585 mm × 0.9906 mm | 
| Contacts | 3647 | 
| Socket | Socket P, LGA-3647 | 
| Succession | |
Xeon Platinum 8253 is a 64-bit 16-core x86 high-performance server microprocessor introduced by Intel in early 2019. The Platinum 8253 is based on the Cascade Lake microarchitecture and is manufactured on a 14 nm process. This chip supports 8-way multiprocessing, sports 2 AVX-512 FMA units as well as three Ultra Path Interconnect links. This microprocessor supports up 1 TiB of hexa-channel DDR4-2933 memory, operates at 2.2 GHz with a TDP of 125 W and features a turbo boost frequency of up to 3 GHz.
Cache[edit]
- Main article: Cascade Lake § Cache
|  | Cache Organization  Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. | ||||||||||||||||||||||||||||||||||||
| 
 | |||||||||||||||||||||||||||||||||||||
Memory controller[edit]
|  | Integrated Memory Controller | |||||||||||||
| 
 | ||||||||||||||
Expansions[edit]
|  | Expansion Options | ||||
| 
 | |||||
Features[edit]
[Edit/Modify Supported Features]
Frequencies[edit]
- See also: Intel's CPU Frequency Behavior
| Mode | Base | Turbo Frequency/Active Cores | |||||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | ||
| Normal | 2,200MHz | 3,000MHz | 3,000MHz | 2,800MHz | 2,800MHz | 2,700MHz | 2,700MHz | 2,700MHz | 2,700MHz | 2,700MHz | 2,700MHz | 2,700MHz | 2,700MHz | 2,500MHz | 2,500MHz | 2,500MHz | 2,500MHz | 
| AVX2 | 1,700MHz | 2,700MHz | 2,700MHz | 2,500MHz | 2,500MHz | 2,400MHz | 2,400MHz | 2,400MHz | 2,400MHz | 2,200MHz | 2,200MHz | 2,200MHz | 2,200MHz | 2,000MHz | 2,000MHz | 2,000MHz | 2,000MHz | 
| AVX512 | 1,200MHz | 2,600MHz | 2,600MHz | 2,400MHz | 2,400MHz | 2,000MHz | 2,000MHz | 2,000MHz | 2,000MHz | 1,700MHz | 1,700MHz | 1,700MHz | 1,700MHz | 1,600MHz | 1,600MHz | 1,600MHz | 1,600MHz | 
Facts about "Xeon Platinum 8253  - Intel"
| base frequency | 2,200 MHz (2.2 GHz, 2,200,000 kHz) + | 
| chipset | Lewisburg + | 
| clock multiplier | 22 + | 
| core count | 16 + | 
| core family | 6 + | 
| core name | Cascade Lake SP + | 
| core stepping | B1 + | 
| cpuid | 0x50655 + | 
| designer | Intel + | 
| family | Xeon Platinum + | 
| first announced | April 2, 2019 + | 
| first launched | April 2, 2019 + | 
| full page name | intel/xeon platinum/8253 + | 
| has ecc memory support | true + | 
| has locked clock multiplier | true + | 
| instance of | microprocessor + | 
| isa | x86-64 + | 
| isa family | x86 + | 
| l1$ size | 1,024 KiB (1,048,576 B, 1 MiB) + | 
| l1d$ description | 8-way set associative + | 
| l1d$ size | 512 KiB (524,288 B, 0.5 MiB) + | 
| l1i$ description | 8-way set associative + | 
| l1i$ size | 512 KiB (524,288 B, 0.5 MiB) + | 
| l2$ description | 16-way set associative + | 
| l2$ size | 16 MiB (16,384 KiB, 16,777,216 B, 0.0156 GiB) + | 
| l3$ description | 11-way set associative + | 
| l3$ size | 22 MiB (22,528 KiB, 23,068,672 B, 0.0215 GiB) + | 
| ldate | April 2, 2019 + | 
| main image |  + | 
| manufacturer | Intel + | 
| market segment | Server + | 
| max cpu count | 8 + | 
| max memory | 1,048,576 MiB (1,073,741,824 KiB, 1,099,511,627,776 B, 1,024 GiB, 1 TiB) + | 
| max memory bandwidth | 131.13 GiB/s (134,277.12 MiB/s, 140.8 GB/s, 140,799.765 MB/s, 0.128 TiB/s, 0.141 TB/s) + | 
| max memory channels | 6 + | 
| microarchitecture | Cascade Lake + | 
| model number | 8253 + | 
| name | Xeon Platinum 8253 + | 
| package | FCLGA-3647 + | 
| part number | CD8069504194601 + | 
| platform | Purley + | 
| process | 14 nm (0.014 μm, 1.4e-5 mm) + | 
| release price | $ 3,115.00 (€ 2,803.50, £ 2,523.15, ¥ 321,872.95) + | 
| release price (tray) | $ 3,115.00 (€ 2,803.50, £ 2,523.15, ¥ 321,872.95) + | 
| s-spec | SRF93 + | 
| series | 8200 + | 
| smp max ways | 8 + | 
| socket | Socket P + and LGA-3647 + | 
| supported memory type | DDR4-2933 + | 
| tdp | 125 W (125,000 mW, 0.168 hp, 0.125 kW) + | 
| technology | CMOS + | 
| thread count | 32 + | 
| turbo frequency (1 core) | 3,000 MHz (3 GHz, 3,000,000 kHz) + | 
| word size | 64 bit (8 octets, 16 nibbles) + | 
