From WikiChip
Difference between revisions of "intel/xeon gold/6230"
(added frequencies depends on "2nd-gen-xeon-scalable-spec-update.pdf" from apil 2019) |
|||
Line 182: | Line 182: | ||
|amdpb2=No | |amdpb2=No | ||
|amdpbod=No | |amdpbod=No | ||
+ | }} | ||
+ | |||
+ | |||
+ | == Frequencies == | ||
+ | {{see also|intel/frequency_behavior|l1=Intel's CPU Frequency Behavior}} | ||
+ | {{frequency table | ||
+ | |freq_base=2,100 MHz | ||
+ | |freq_1=3,900 MHz | ||
+ | |freq_2=3,900 MHz | ||
+ | |freq_3=3,700 MHz | ||
+ | |freq_4=3,700 MHz | ||
+ | |freq_5=3,600 MHz | ||
+ | |freq_6=3,600 MHz | ||
+ | |freq_7=3,600 MHz | ||
+ | |freq_8=3,600 MHz | ||
+ | |freq_9=3,400 MHz | ||
+ | |freq_10=3,400 MHz | ||
+ | |freq_11=3,400 MHz | ||
+ | |freq_12=3,400 MHz | ||
+ | |freq_13=3,600 MHz | ||
+ | |freq_14=3,600 MHz | ||
+ | |freq_15=3,600 MHz | ||
+ | |freq_16=3,600 MHz | ||
+ | |freq_17=2,800 MHz | ||
+ | |freq_18=2,800 MHz | ||
+ | |freq_19=2,800 MHz | ||
+ | |freq_20=2,800 MHz | ||
+ | |freq_avx2_base=1,600 MHz | ||
+ | |freq_avx2_1=3,800 MHz | ||
+ | |freq_avx2_2=3,800 MHz | ||
+ | |freq_avx2_3=3,600 MHz | ||
+ | |freq_avx2_4=3,600 MHz | ||
+ | |freq_avx2_5=3,400 MHz | ||
+ | |freq_avx2_6=3,400 MHz | ||
+ | |freq_avx2_7=3,400 MHz | ||
+ | |freq_avx2_8=3,400 MHz | ||
+ | |freq_avx2_9=2,900 MHz | ||
+ | |freq_avx2_10=2,900 MHz | ||
+ | |freq_avx2_11=2,900 MHz | ||
+ | |freq_avx2_12=2,900 MHz | ||
+ | |freq_avx2_13=2,600 MHz | ||
+ | |freq_avx2_14=2,600 MHz | ||
+ | |freq_avx2_15=2,600 MHz | ||
+ | |freq_avx2_16=2,600 MHz | ||
+ | |freq_avx2_17=2,400 MHz | ||
+ | |freq_avx2_18=2,400 MHz | ||
+ | |freq_avx2_19=2,400 MHz | ||
+ | |freq_avx2_20=2,400 MHz | ||
+ | |freq_avx512_base=1,100 MHz | ||
+ | |freq_avx512_1=3,700 MHz | ||
+ | |freq_avx512_2=3,700 MHz | ||
+ | |freq_avx512_3=3,500 MHz | ||
+ | |freq_avx512_4=3,500 MHz | ||
+ | |freq_avx512_5=2,800 MHz | ||
+ | |freq_avx512_6=2,800 MHz | ||
+ | |freq_avx512_7=2,800 MHz | ||
+ | |freq_avx512_8=2,800 MHz | ||
+ | |freq_avx512_9=2,400 MHz | ||
+ | |freq_avx512_10=2,400 MHz | ||
+ | |freq_avx512_11=2,400 MHz | ||
+ | |freq_avx512_12=2,400 MHz | ||
+ | |freq_avx512_13=2,100 MHz | ||
+ | |freq_avx512_14=2,100 MHz | ||
+ | |freq_avx512_15=2,100 MHz | ||
+ | |freq_avx512_16=2,100 MHz | ||
+ | |freq_avx512_17=2,000 MHz | ||
+ | |freq_avx512_18=2,000 MHz | ||
+ | |freq_avx512_19=2,000 MHz | ||
+ | |freq_avx512_20=2,000 MHz | ||
}} | }} |
Revision as of 18:23, 30 April 2019
Edit Values | |
Xeon Gold 6230 | |
![]() | |
General Info | |
Designer | Intel |
Manufacturer | Intel |
Model Number | 6230 |
Market | Server |
Introduction | March, 2019 (announced) March, 2019 (launched) |
Shop | Amazon |
General Specs | |
Family | Xeon Gold |
Series | 6000 |
Locked | Yes |
Frequency | 2,100 MHz |
Turbo Frequency | 3,900 MHz (1 core) |
Bus type | DMI 3.0 |
Bus rate | 4 × 8 GT/s |
Clock multiplier | 21 |
CPUID | 0x50655 |
Microarchitecture | |
ISA | x86-64 (x86) |
Microarchitecture | Cascade Lake |
Platform | Purley |
Chipset | Lewisburg |
Core Name | Cascade Lake SP |
Core Family | 6 |
Process | 14 nm |
Technology | CMOS |
Word Size | 64 bit |
Cores | 20 |
Threads | 40 |
Multiprocessing | |
Max SMP | 4-Way (Multiprocessor) |
Electrical | |
TDP | 125 W |
Packaging | |
Template:packages/intel/fclga-3647 |
Xeon Gold 6230 is a 64-bit 20-core x86 high performance server microprocessor introduced by Intel in early 2019. The Gold 6230 is based on the Cascade Lake microarchitecture and is manufactured on a 14 nm process. This chip supports 4-way multiprocessing, sports 2 AVX-512 FMA units as well as three Ultra Path Interconnect links. This microprocessor supports up 1 TiB of hexa-channel DDR4-2933 memory, operates at 2.1 GHz with a TDP of 125 W and features a turbo boost frequency of up to 3.9 GHz.
Cache
- Main article: Cascade Lake § Cache
![]() |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||||||||||||||
|
Memory controller
![]() |
Integrated Memory Controller
|
|||||||||||||
|
Expansions
![]() |
Expansion Options
|
|||||||
|
Features
[Edit/Modify Supported Features]
Frequencies
- See also: Intel's CPU Frequency Behavior
Mode | Base | Turbo Frequency/Active Cores | |||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | ||
Normal | 2,100 MHz | 3,900 MHz | 3,900 MHz | 3,700 MHz | 3,700 MHz | 3,600 MHz | 3,600 MHz | 3,600 MHz | 3,600 MHz | 3,400 MHz | 3,400 MHz | 3,400 MHz | 3,400 MHz | 3,600 MHz | 3,600 MHz | 3,600 MHz | 3,600 MHz | 2,800 MHz | 2,800 MHz | 2,800 MHz | 2,800 MHz |
AVX2 | 1,600 MHz | 3,800 MHz | 3,800 MHz | 3,600 MHz | 3,600 MHz | 3,400 MHz | 3,400 MHz | 3,400 MHz | 3,400 MHz | 2,900 MHz | 2,900 MHz | 2,900 MHz | 2,900 MHz | 2,600 MHz | 2,600 MHz | 2,600 MHz | 2,600 MHz | 2,400 MHz | 2,400 MHz | 2,400 MHz | 2,400 MHz |
AVX512 | 1,100 MHz | 3,700 MHz | 3,700 MHz | 3,500 MHz | 3,500 MHz | 2,800 MHz | 2,800 MHz | 2,800 MHz | 2,800 MHz | 2,400 MHz | 2,400 MHz | 2,400 MHz | 2,400 MHz | 2,100 MHz | 2,100 MHz | 2,100 MHz | 2,100 MHz | 2,000 MHz | 2,000 MHz | 2,000 MHz | 2,000 MHz |
Facts about "Xeon Gold 6230 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Xeon Gold 6230 - Intel#io + |
base frequency | 2,100 MHz (2.1 GHz, 2,100,000 kHz) + |
bus links | 4 + |
bus rate | 8,000 MT/s (8 GT/s, 8,000,000 kT/s) + |
bus type | DMI 3.0 + |
chipset | Lewisburg + |
clock multiplier | 21 + |
core count | 20 + |
core family | 6 + |
core name | Cascade Lake SP + |
cpuid | 0x50655 + |
designer | Intel + |
family | Xeon Gold + |
first announced | March 2019 + |
first launched | March 2019 + |
full page name | intel/xeon gold/6230 + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has advanced vector extensions 512 | true + |
has ecc memory support | true + |
has extended page tables support | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Vector Extensions 512 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Speed Shift Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables +, Transactional Synchronization Extensions + and Deep Learning Boost + |
has intel deep learning boost | true + |
has intel enhanced speedstep technology | true + |
has intel speed shift technology | true + |
has intel trusted execution technology | true + |
has intel turbo boost technology 2 0 | true + |
has intel vpro technology | true + |
has intel vt-d technology | true + |
has intel vt-x technology | true + |
has locked clock multiplier | true + |
has second level address translation support | true + |
has simultaneous multithreading | true + |
has transactional synchronization extensions | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 1,280 KiB (1,310,720 B, 1.25 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 640 KiB (655,360 B, 0.625 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 640 KiB (655,360 B, 0.625 MiB) + |
l2$ description | 16-way set associative + |
l2$ size | 20 MiB (20,480 KiB, 20,971,520 B, 0.0195 GiB) + |
l3$ description | 11-way set associative + |
l3$ size | 27.5 MiB (28,160 KiB, 28,835,840 B, 0.0269 GiB) + |
ldate | March 2019 + |
main image | ![]() |
manufacturer | Intel + |
market segment | Server + |
max cpu count | 4 + |
max memory bandwidth | 119.21 GiB/s (122,071.04 MiB/s, 128.001 GB/s, 128,000.763 MB/s, 0.116 TiB/s, 0.128 TB/s) + |
max memory channels | 6 + |
max pcie lanes | 48 + |
microarchitecture | Cascade Lake + |
model number | 6230 + |
name | Xeon Gold 6230 + |
platform | Purley + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
series | 6000 + |
smp max ways | 4 + |
supported memory type | DDR4-2666 + |
tdp | 125 W (125,000 mW, 0.168 hp, 0.125 kW) + |
technology | CMOS + |
thread count | 40 + |
turbo frequency (1 core) | 3,900 MHz (3.9 GHz, 3,900,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |