Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/xeon gold/5218t"
| Line 9: | Line 9: | ||
|first announced=April 2, 2019 | |first announced=April 2, 2019 | ||
|first launched=April 2, 2019 | |first launched=April 2, 2019 | ||
| + | |release price (tray)=$1561.00 | ||
| + | |release price (box)=$1555.00 | ||
|family=Xeon Gold | |family=Xeon Gold | ||
|series=5200 | |series=5200 | ||
Revision as of 00:29, 4 April 2019
| Edit Values | |
| Xeon Gold 5218T | |
 | |
| General Info | |
| Designer | Intel |
| Manufacturer | Intel |
| Model Number | 5218T |
| Market | Server |
| Introduction | April 2, 2019 (announced) April 2, 2019 (launched) |
| Release Price | $1561.00 (tray) $1555.00 (box) |
| Shop | Amazon |
| General Specs | |
| Family | Xeon Gold |
| Series | 5200 |
| Locked | Yes |
| Frequency | 2,100 MHz |
| Bus type | DMI 3.0 |
| Bus rate | 4 × 8 GT/s |
| Clock multiplier | 21 |
| CPUID | 0x50655 |
| Microarchitecture | |
| ISA | x86-64 (x86) |
| Microarchitecture | Cascade Lake |
| Platform | Purley |
| Chipset | Lewisburg |
| Core Name | Cascade Lake SP |
| Core Family | 6 |
| Process | 14 nm |
| Technology | CMOS |
| Word Size | 64 bit |
| Cores | 16 |
| Threads | 32 |
| Max Memory | 1 TiB |
| Multiprocessing | |
| Max SMP | 4-Way (Multiprocessor) |
| Electrical | |
| TDP | 105 W |
| Packaging | |
| Package | FCLGA-3647 (FCLGA) |
| Dimension | 76.16 mm × 56.6 mm |
| Pitch | 0.8585 mm × 0.9906 mm |
| Contacts | 3647 |
| Socket | Socket P, LGA-3647 |
Xeon Gold 5218T is a 64-bit 16-core x86 high performance server microprocessor introduced by Intel in early 2019. The Gold 5218T is based on the Cascade Lake microarchitecture and is manufactured on a 14 nm process. This chip supports 4-way multiprocessing, sports one AVX-512 FMA units as well as three UPI links. This microprocessor supports up 1 TiB of hexa-channel DDR4-2666 memory, operates at 2.1 GHz with a TDP of 105 W and features a turbo boost frequency of up to 3.8 GHz.
Facts about "Xeon Gold 5218T - Intel"
| base frequency | 2,100 MHz (2.1 GHz, 2,100,000 kHz) + |
| bus links | 4 + |
| bus rate | 8,000 MT/s (8 GT/s, 8,000,000 kT/s) + |
| bus type | DMI 3.0 + |
| chipset | Lewisburg + |
| clock multiplier | 21 + |
| core count | 16 + |
| core family | 6 + |
| core name | Cascade Lake SP + |
| cpuid | 0x50655 + |
| designer | Intel + |
| family | Xeon Gold + |
| first announced | April 2, 2019 + |
| first launched | April 2, 2019 + |
| full page name | intel/xeon gold/5218t + |
| has locked clock multiplier | true + |
| instance of | microprocessor + |
| isa | x86-64 + |
| isa family | x86 + |
| ldate | April 2, 2019 + |
| main image | .png) + |
| manufacturer | Intel + |
| market segment | Server + |
| max cpu count | 4 + |
| max memory | 1,048,576 MiB (1,073,741,824 KiB, 1,099,511,627,776 B, 1,024 GiB, 1 TiB) + |
| microarchitecture | Cascade Lake + |
| model number | 5218T + |
| name | Xeon Gold 5218T + |
| package | FCLGA-3647 + |
| platform | Purley + |
| process | 14 nm (0.014 μm, 1.4e-5 mm) + |
| series | 5200 + |
| smp max ways | 4 + |
| socket | Socket P + and LGA-3647 + |
| tdp | 105 W (105,000 mW, 0.141 hp, 0.105 kW) + |
| technology | CMOS + |
| thread count | 32 + |
| word size | 64 bit (8 octets, 16 nibbles) + |
.png){kind=link}