Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/cores/cascade lake ap"
(→Overview) |
|||
| Line 2: | Line 2: | ||
{{core | {{core | ||
|name=Cascade Lake AP | |name=Cascade Lake AP | ||
| − | | | + | |image=cascade lake ap (front).png |
|developer=Intel | |developer=Intel | ||
|manufacturer=Intel | |manufacturer=Intel | ||
Revision as of 12:41, 2 April 2019
| Edit Values | |
| Cascade Lake AP | |
.png) | |
| General Info | |
| Designer | Intel |
| Manufacturer | Intel |
| Microarchitecture | |
| ISA | x86-64 |
| Microarchitecture | Cascade Lake |
| Platform | Walker Pass |
| Word Size | 8 octets 64 bit16 nibbles |
| Process | 14 nm 0.014 μm 1.4e-5 mm |
| Technology | CMOS |
| Packaging | |
| Package | FCBGA-5903 (BGA) |
| Pitch | 0.99 mm |
| Contacts | 5903 |
Cascade Lake AP (CLX-AP, Cascade Lake Advanced Performance) is code name for a series of high core-count multi-chip packaged server multiprocessors based on the Cascade Lake microarchitecture part of the Walker Pass platform.
 |
Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release. |
Contents
Overview
Cascade Lake AP comprise of multiple Cascade Lake dies in a single BGA-5903 package. Those processors support up to 48 cores, 96 threads, and up to 12 DDR4 channels.
Common Features
- 12-channel memory
- UP to DDR4-2933 MT/s
- ECC support
- TDP: 250 W to 400 W
- PCIe: x80 Lanes of PCIe Gen 3
- ISA: Everything up to AVX-512 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, AVX2, AVX512F, AVX512CD, AVX512BW, AVX512DQ, AVX512VL, AVX512VNNI)
- Features: Speed Shift, vPro, VT-x, TSX, TXT
Cascade Lake AP Processors
| List of Cascade Lake AP-based Processors | |||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|
| Model | Launched | Price | Cores | Threads | TDP | L2 | L3 | Frequency | Turbo | ||
| 9221 | 2 April 2019 | 32 | 64 | 250 W 250,000 mW 0.335 hp 0.25 kW | 32 MiB 32,768 KiB 33,554,432 B 0.0313 GiB | 71.5 MiB 73,216 KiB 74,973,184 B 0.0698 GiB | 2.1 GHz 2,100 MHz 2,100,000 kHz | 3.7 GHz 3,700 MHz 3,700,000 kHz | |||
| 9222 | 2 April 2019 | 32 | 64 | 250 W 250,000 mW 0.335 hp 0.25 kW | 32 MiB 32,768 KiB 33,554,432 B 0.0313 GiB | 71.5 MiB 73,216 KiB 74,973,184 B 0.0698 GiB | 2.3 GHz 2,300 MHz 2,300,000 kHz | 3.7 GHz 3,700 MHz 3,700,000 kHz | |||
| 9242 | 2 April 2019 | 48 | 96 | 350 W 350,000 mW 0.469 hp 0.35 kW | 48 MiB 49,152 KiB 50,331,648 B 0.0469 GiB | 71.5 MiB 73,216 KiB 74,973,184 B 0.0698 GiB | 2.3 GHz 2,300 MHz 2,300,000 kHz | 3.8 GHz 3,800 MHz 3,800,000 kHz | |||
| 9282 | 2 April 2019 | 56 | 112 | 400 W 400,000 mW 0.536 hp 0.4 kW | 56 MiB 57,344 KiB 58,720,256 B 0.0547 GiB | 77 MiB 78,848 KiB 80,740,352 B 0.0752 GiB | 2.6 GHz 2,600 MHz 2,600,000 kHz | 3.8 GHz 3,800 MHz 3,800,000 kHz | |||
| Count: 4 | |||||||||||
Cascade Lake AP Processors
 |
This section is empty; you can help add the missing info by editing this page. |
See also
|
|
Facts about "Cascade Lake AP - Cores - Intel"
| designer | Intel + |
| instance of | core + |
| isa | x86-64 + |
| main image | + |
| manufacturer | Intel + |
| microarchitecture | Cascade Lake + |
| name | Cascade Lake AP + |
| package | FCBGA-5903 + |
| platform | Walker Pass + |
| process | 14 nm (0.014 μm, 1.4e-5 mm) + |
| technology | CMOS + |
| word size | 64 bit (8 octets, 16 nibbles) + |
.png){kind=link}