From WikiChip
Change Core Infobox Values: intel/cores/cascade lake ap

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

Top Info:
NameThe common name of the chip.
No ImageCheck this if we don't want to show an image placeholder
Image Upload file Main Image
Image SizeImage Size; normally leave blank!
CaptionCaption for the image
Image (2) Upload file Main Image
Image Size (2)Image Size; normally leave blank!
Caption (2)Caption for the image
Back Image Upload file Back Image
Back Image SizeImage Size; normally leave blank!
General
Designer




The name of the designer company
Manufacturer








The name of the manufacturer/foundry
Date AnnouncedThe date announced
Date LaunchedThe date launched
FateThe fate, if cancelled for example
Microarchitecture:
ISA

ISA:
ISA Family:

ISA
Microarchitecture

, ,
,

Microarchitecture
PlatformPlatform
Chipset




The name chipset(s)
Word SizeWord Size
ProcessProcess
TechnologyTechnology
Clock


OR:

- 		Clock speed
Packaging:
Package Module (DEPRECATED)



Package Module
e.g., {{packages/amd/socket am4}}
Package Info




Package Name, e.g. intel,fclga_3647.

A page name amd/packages/socket_am4 is also accepted.

List of package pages.
Succession
Predecessor

Pred:
Pred Link:
Pred2:
Pred2 Link:
Pred3:
Pred3 Link:
Pred4:
Pred4 Link:
Pred5:
Pred5 Link:

Predecessor Core
Successor

Succ:
Succ Link:
Succ2:
Succ2 Link:
Succ3:
Succ3 Link:
Succ4:
Succ4 Link:
Succ5:
Succ5 Link:

Successor Core
Contemporary

Cont:
Cont Link:
Cont2:
Cont2 Link:
Cont3:
Cont3 Link:
Cont4:
Cont4 Link:
Cont5:
Cont5 Link:

Contemporary Core

Cancel

Retrieved from "https://en.wikichip.org/wiki/Special:FormEdit/core/intel/cores/cascade_lake_ap"