From WikiChip
Difference between revisions of "chip multiprocessor"

Line 9: Line 9:
  
 
=== Heterogeneous multi-core architectures ===
 
=== Heterogeneous multi-core architectures ===
−
{{empty section}}
+
{{empty section}}<!-- big/small cores-->
  
 
==== Single and Multi-ISA designs ====
 
==== Single and Multi-ISA designs ====

Revision as of 22:31, 16 March 2019

A chip multiprocessor (CMP) or multi-core architecture is a logic design architecture whereby multiple processing units (e.g., CPU cores) are integrated onto a single monolithic integrated circuit or onto multiple dies in a single package.

History

New text document.svg This section is empty; you can help add the missing info by editing this page.

Overview

New text document.svg This section is empty; you can help add the missing info by editing this page.

Heterogeneous multi-core architectures

New text document.svg This section is empty; you can help add the missing info by editing this page.

Single and Multi-ISA designs

New text document.svg This section is empty; you can help add the missing info by editing this page.

Manycore

Main article: Manycore Microprocessor
New text document.svg This section is empty; you can help add the missing info by editing this page.

Multi-core chips

Recent high core-core chips

The following is a select list of recent (2019) high core-count commercial chips:

28 cores
30 cores
32 cores
40 cores
46 cores
48 cores
64 cores
68 cores
72 cores
128 cores
1024 cores
2048 cores

See also


Text document with shapes.svg This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information.
Retrieved from "https://en.wikichip.org/w/index.php?title=chip_multiprocessor&oldid=87185"