From WikiChip
Difference between revisions of "intel/xeon"
< intel

(→‎Xeon Timeline: combined processes)
('10' instead of '01')
 
(6 intermediate revisions by 2 users not shown)
Line 51: Line 51:
 
}}
 
}}
 
'''Xeon''' (pronounced ''"Zee-On"'') is an extended family of high-performance [[x86]] microprocessors developed by [[Intel]] for server environments and non-consumer workstations. Over the years Xeon has grown to focus on high-bandwidth, large-memory, and highly concurrent workloads. Xeon processors typically incorporate a large number of [[cores]], large [[cache]], and support for large amount of [[main memory|memory]]. Xeon offers models for both [[uniprocessor]] or [[multiprocessor]]s.
 
'''Xeon''' (pronounced ''"Zee-On"'') is an extended family of high-performance [[x86]] microprocessors developed by [[Intel]] for server environments and non-consumer workstations. Over the years Xeon has grown to focus on high-bandwidth, large-memory, and highly concurrent workloads. Xeon processors typically incorporate a large number of [[cores]], large [[cache]], and support for large amount of [[main memory|memory]]. Xeon offers models for both [[uniprocessor]] or [[multiprocessor]]s.
 +
 +
== Families ==
 +
{| class="wikitable"
 +
| {{intel|Pentium II Xeon}}
 +
| {{intel|Pentium III Xeon}}
 +
| {{intel|Xeon (2001)|Xeon}}
 +
| {{intel|Xeon E3}}<br>{{intel|Xeon E5}}<br>{{intel|Xeon E7}}
 +
| {{intel|Xeon Bronze}}<br>{{intel|Xeon Silver}}<br>{{intel|Xeon Gold}}<br>{{intel|Xeon Platinum}}
 +
|}
  
 
== Xeon Timeline ==
 
== Xeon Timeline ==
Line 57: Line 66:
 
! Intro !! Family !! Process !! µarch !! Core Name !! Core Count
 
! Intro !! Family !! Process !! µarch !! Core Name !! Core Count
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
| style="background-color: #e6f7ff;" | 1998 || style="background-color: #fff5cc;" | {{intel|Pentium II Xeon}} || style="background-color: #ffe6ff;" rowspan="2" | [[250 nm]] || style="background-color: #b3ffb3;" | {{intel|P6}} || style="background-color: #ebebe0;" | [[Drake]] || style="background-color: #eeffcc;" | 1
+
| style="background-color: #e6f7ff;" | 1998 || style="background-color: #fff5cc;" | {{intel|Pentium II Xeon}} || style="background-color: #ffe6ff;" rowspan="2" | [[250 nm]] || style="background-color: #b3ffb3;" rowspan="3" | {{intel|P6|l=arch}} || style="background-color: #ebebe0;" | {{intel|Drake|l=core}} || style="background-color: #eeffcc;" | 1
 +
|- style="height: 25px;"
 +
| style="background-color: #e6f7ff;" rowspan="2" | 1999 || style="background-color: #fff5cc;" rowspan="2" | {{intel|Pentium III Xeon}} ||  style="background-color: #ebebe0;" | {{intel|Tanner|l=core}} || style="background-color: #eeffcc;" | 1
 +
|- style="height: 25px;"
 +
| style="background-color: #ffe6ff;" rowspan="2" | [[180 nm]] ||  style="background-color: #ebebe0;" | {{intel|Cascades|l=core}} || style="background-color: #eeffcc;" | 1
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
| style="background-color: #e6f7ff;" rowspan="2" | 1999 || style="background-color: #fff5cc;" rowspan="2" | {{intel|Pentium III Xeon}} || style="background-color: #b3ffb3;" | {{intel|P6}} || style="background-color: #ebebe0;" | [[Tanner]] || style="background-color: #eeffcc;" | 1
+
| style="background-color: #e6f7ff;" | 2001 || style="background-color: #fff5cc;" rowspan="29" | {{intel|Xeon (2001)|Xeon}} || style="background-color: #b3ffb3;" rowspan="10" | {{intel|NetBurst|l=arch}} || style="background-color: #ebebe0;" | {{intel|Foster|l=core}} || style="background-color: #eeffcc;" | 1
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
| style="background-color: #ffe6ff;" rowspan="2" | [[180 nm]] || style="background-color: #b3ffb3;" | {{intel|P6}} || style="background-color: #ebebe0;" | [[Cascades]] || style="background-color: #eeffcc;" | 1
+
| style="background-color: #e6f7ff;" | 2002 || style="background-color: #ffe6ff;" rowspan="2" | [[130 nm]] || style="background-color: #ebebe0;" | {{intel|Prestonia|l=core}} || style="background-color: #eeffcc;" | 1
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
| style="background-color: #e6f7ff;" | 2001 || style="background-color: #fff5cc;" rowspan="29" | {{intel|Xeon (2001)|Xeon}} || style="background-color: #b3ffb3;" | {{intel|NetBurst}} || style="background-color: #ebebe0;" | [[Foster]] || style="background-color: #eeffcc;" | 1
+
| style="background-color: #e6f7ff;" | 2003 || style="background-color: #ebebe0;" | {{intel|Gallatin|l=core}} || style="background-color: #eeffcc;" | 1
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
| style="background-color: #e6f7ff;" | 2002 || style="background-color: #ffe6ff;" rowspan="2" | [[130 nm]] || style="background-color: #b3ffb3;" | {{intel|NetBurst}} || style="background-color: #ebebe0;" | [[Prestonia]] || style="background-color: #eeffcc;" | 1
+
| style="background-color: #e6f7ff;" | 2004 || style="background-color: #ffe6ff;" rowspan="5" | [[90 nm]] || style="background-color: #ebebe0;" | {{intel|Nocona|l=core}} || style="background-color: #eeffcc;" | 1
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
| style="background-color: #e6f7ff;" | 2003 || style="background-color: #b3ffb3;" | {{intel|NetBurst}} || style="background-color: #ebebe0;" | [[Gallatin]] || style="background-color: #eeffcc;" | 1
+
| style="background-color: #e6f7ff;" rowspan="4" | 2005 || style="background-color: #ebebe0;" | {{intel|Irwindale|l=core}} || style="background-color: #eeffcc;" | 1
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
| style="background-color: #e6f7ff;" | 2004 || style="background-color: #ffe6ff;" rowspan="5" | [[90 nm]] || style="background-color: #b3ffb3;" | {{intel|NetBurst}} || style="background-color: #ebebe0;" | [[Nocona]] || style="background-color: #eeffcc;" | 1
+
| style="background-color: #ebebe0;" | {{intel|Paxville|l=core}} || style="background-color: #eeffcc;" | 2
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
| style="background-color: #e6f7ff;" rowspan="4" | 2005 ||style="background-color: #b3ffb3;" | {{intel|NetBurst}} || style="background-color: #ebebe0;" | [[Irwindale]] || style="background-color: #eeffcc;" | 1
+
| style="background-color: #ebebe0;" | {{intel|Potomac|l=core}} || style="background-color: #eeffcc;" | 1
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
|style="background-color: #b3ffb3;" | {{intel|NetBurst}} || style="background-color: #ebebe0;" | [[Paxville]] || style="background-color: #eeffcc;" | 2
+
| style="background-color: #ebebe0;" | {{intel|Cranford|l=core}} || style="background-color: #eeffcc;" | 1
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
|style="background-color: #b3ffb3;" | {{intel|NetBurst}} || style="background-color: #ebebe0;" | [[Potomac]] || style="background-color: #eeffcc;" | 1
+
| style="background-color: #e6f7ff;" rowspan="6" | 2006 || style="background-color: #ffe6ff;" rowspan="9" | [[65 nm]] ||  style="background-color: #ebebe0;" | {{intel|Dempsey|l=core}} || style="background-color: #eeffcc;" | 2
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
|style="background-color: #b3ffb3;" | {{intel|NetBurst}} || style="background-color: #ebebe0;" | [[Cranford]] || style="background-color: #eeffcc;" | 1
+
| style="background-color: #ebebe0;" | {{intel|Tulsa|l=core}} || style="background-color: #eeffcc;" | 2
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
| style="background-color: #e6f7ff;" rowspan="6" | 2006 || style="background-color: #ffe6ff;" rowspan="9" | [[65 nm]] || style="background-color: #b3ffb3;" | {{intel|NetBurst}} || style="background-color: #ebebe0;" | [[Dempsey]] || style="background-color: #eeffcc;" | 2
+
|style="background-color: #b3ffb3;" | {{intel|Modified Pentium M|MPM|l=arch}} || style="background-color: #ebebe0;" | {{intel|Sossaman|l=core}} || style="background-color: #eeffcc;" | 2
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
|style="background-color: #b3ffb3;" | {{intel|NetBurst}} || style="background-color: #ebebe0;" | [[Tulsa]] || style="background-color: #eeffcc;" | 2
+
|style="background-color: #b3ffb3;" rowspan="6" | {{intel|Core|l=arch}} || style="background-color: #ebebe0;" | {{intel|Woodcrest|l=core}} || style="background-color: #eeffcc;" | 2
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
|style="background-color: #b3ffb3;" | {{intel|microarchitectures/Modified Pentium M|MPM}} || style="background-color: #ebebe0;" | [[Sossaman]] || style="background-color: #eeffcc;" | 2
+
| style="background-color: #ebebe0;" | {{intel|Conroe|l=core}} || style="background-color: #eeffcc;" | 2
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
|style="background-color: #b3ffb3;" | {{intel|microarchitectures/core|Core}} || style="background-color: #ebebe0;" | [[Woodcrest]] || style="background-color: #eeffcc;" | 2
+
| style="background-color: #ebebe0;" | {{intel|Clovertown|l=core}} || style="background-color: #eeffcc;" | 4
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
|style="background-color: #b3ffb3;" | {{intel|microarchitectures/core|Core}} || style="background-color: #ebebe0;" | [[Conroe]] || style="background-color: #eeffcc;" | 2
+
| style="background-color: #e6f7ff;" rowspan="5" | 2007 || style="background-color: #ebebe0;" | {{intel|Allendale|l=core}} || style="background-color: #eeffcc;" | 2
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
|style="background-color: #b3ffb3;" | {{intel|microarchitectures/core|Core}} || style="background-color: #ebebe0;" | [[Clovertown]] || style="background-color: #eeffcc;" | 4
+
| style="background-color: #ebebe0;" | {{intel|Kentsfield|l=core}} || style="background-color: #eeffcc;" | 4
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
| style="background-color: #e6f7ff;" rowspan="5" | 2007 ||style="background-color: #b3ffb3;" | {{intel|microarchitectures/core|Core}} || style="background-color: #ebebe0;" | [[Allendale]] || style="background-color: #eeffcc;" | 2
+
| style="background-color: #ebebe0;" | {{intel|Tigerton|l=core}} || style="background-color: #eeffcc;" | 2
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
|style="background-color: #b3ffb3;" | {{intel|microarchitectures/core|Core}} || style="background-color: #ebebe0;" | [[Kentsfield]] || style="background-color: #eeffcc;" | 4
+
| style="background-color: #ffe6ff;" rowspan="9" | [[45 nm]] || style="background-color: #b3ffb3;" rowspan="4" | {{intel|Penryn|l=arch}} || style="background-color: #ebebe0;" | {{intel|Wolfdale|l=core}} || style="background-color: #eeffcc;" | 2
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
|style="background-color: #b3ffb3;" | {{intel|microarchitectures/core|Core}} || style="background-color: #ebebe0;" | [[Tigerton]] || style="background-color: #eeffcc;" | 2
+
| style="background-color: #ebebe0;" | {{intel|Harpertown|l=core}} || style="background-color: #eeffcc;" | 4
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
| style="background-color: #ffe6ff;" rowspan="9" | [[45 nm]] || style="background-color: #b3ffb3;" | {{intel|microarchitectures/penryn|Penryn}} || style="background-color: #ebebe0;" | [[Wolfdale]] || style="background-color: #eeffcc;" | 2
+
| style="background-color: #e6f7ff;" rowspan="2" | 2008 || style="background-color: #ebebe0;" | {{intel|Yorkfield|l=core}} || style="background-color: #eeffcc;" | 4
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
|style="background-color: #b3ffb3;" | {{intel|microarchitectures/penryn|Penryn}} || style="background-color: #ebebe0;" | [[Harpertown]] || style="background-color: #eeffcc;" | 4
+
| style="background-color: #ebebe0;" | {{intel|Dunnington|l=core}} || style="background-color: #eeffcc;" | 4,6
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
| style="background-color: #e6f7ff;" rowspan="2" | 2008 ||style="background-color: #b3ffb3;" | {{intel|microarchitectures/penryn|Penryn}} || style="background-color: #ebebe0;" | [[Yorkfield]] || style="background-color: #eeffcc;" | 4
+
| style="background-color: #e6f7ff;" rowspan="3" | 2009 ||style="background-color: #b3ffb3;" rowspan="5" | {{intel|Nehalem|l=arch}} || style="background-color: #ebebe0;" | {{intel|Lynnfield|l=core}} || style="background-color: #eeffcc;" | 4
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
|style="background-color: #b3ffb3;" | {{intel|microarchitectures/penryn|Penryn}} || style="background-color: #ebebe0;" | [[Dunnington]] || style="background-color: #eeffcc;" | 4,6
+
| style="background-color: #ebebe0;" | {{intel|Bloomfield|l=core}} || style="background-color: #eeffcc;" | 2,4
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
| style="background-color: #e6f7ff;" rowspan="3" | 2009 ||style="background-color: #b3ffb3;" | {{intel|microarchitectures/nehalem|Nehalem}} || style="background-color: #ebebe0;" | [[Lynnfield]] || style="background-color: #eeffcc;" | 4
+
| style="background-color: #ebebe0;" | {{intel|Gainestown|l=core}} || style="background-color: #eeffcc;" | 2,4
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
|style="background-color: #b3ffb3;" | {{intel|microarchitectures/nehalem|Nehalem}} || style="background-color: #ebebe0;" | [[Bloomfield]] || style="background-color: #eeffcc;" | 2,4
+
| style="background-color: #e6f7ff;" rowspan="6"| 2010 || style="background-color: #ebebe0;" | {{intel|Jasper Forest|l=core}} || style="background-color: #eeffcc;" | 1,2,4
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
|style="background-color: #b3ffb3;" | {{intel|microarchitectures/nehalem|Nehalem}} || style="background-color: #ebebe0;" | [[Gainestown]] || style="background-color: #eeffcc;" | 2,4
+
| style="background-color: #ebebe0;" | {{intel|Beckton|l=core}} || style="background-color: #eeffcc;" | 4,6,8
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
| style="background-color: #e6f7ff;" rowspan="6"| 2010 ||style="background-color: #b3ffb3;" | {{intel|microarchitectures/nehalem|Nehalem}} || style="background-color: #ebebe0;" | [[Jasper Forest]] || style="background-color: #eeffcc;" | 1,2,4
+
| style="background-color: #ffe6ff;" rowspan="8" | [[32 nm]] || style="background-color: #b3ffb3;" rowspan="4" | {{intel|Westmere|l=arch}} || style="background-color: #ebebe0;" | {{intel|Clarkdale|l=core}} || style="background-color: #eeffcc;" | 2
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
|style="background-color: #b3ffb3;" | {{intel|microarchitectures/nehalem|Nehalem}} || style="background-color: #ebebe0;" | [[Beckton]] || style="background-color: #eeffcc;" | 4,6,8
+
|style="background-color: #ebebe0;" | {{intel|Gulftown|l=core}} || style="background-color: #eeffcc;" | 6
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
| style="background-color: #ffe6ff;" rowspan="8" | [[32 nm]] || style="background-color: #b3ffb3;" | {{intel|microarchitectures/westmere|Westmere}} || style="background-color: #ebebe0;" | [[Clarkdale]] || style="background-color: #eeffcc;" | 2
+
|style="background-color: #ebebe0;" | {{intel|Westmere EP|l=core}} || style="background-color: #eeffcc;" | 2,4,6
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
|style="background-color: #b3ffb3;" | {{intel|microarchitectures/westmere|Westmere}} || style="background-color: #ebebe0;" | [[Gulftown]] || style="background-color: #eeffcc;" | 6
+
| style="background-color: #fff5cc;" rowspan="20" | {{intel|Xeon E3}}<br>{{intel|Xeon E5}}<br>{{intel|Xeon E7}} ||style="background-color: #ebebe0;" | {{intel|Westmere EX|l=core}} || style="background-color: #eeffcc;" | 6,8,10
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
|style="background-color: #b3ffb3;" | {{intel|microarchitectures/westmere|Westmere}} || style="background-color: #ebebe0;" | [[Westmere EP]] || style="background-color: #eeffcc;" | 2,4,6
+
| style="background-color: #e6f7ff;" | 2011 ||style="background-color: #b3ffb3;" rowspan="4" | {{intel|Sandy Bridge|l=arch}} || style="background-color: #ebebe0;" | {{intel|Sandy Bridge|l=core}} || style="background-color: #eeffcc;" | 2,4
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
| style="background-color: #fff5cc;" rowspan="20" | {{intel|Xeon E3}}<br>{{intel|Xeon E5}}<br>{{intel|Xeon E7}}  ||style="background-color: #b3ffb3;" | {{intel|microarchitectures/westmere|Westmere}} || style="background-color: #ebebe0;" | [[Westmere EX]] || style="background-color: #eeffcc;" | 6,8,10
+
| style="background-color: #e6f7ff;" rowspan="4" | 2012 || style="background-color: #ebebe0;" | {{intel|Gladden|l=core}} || style="background-color: #eeffcc;" | 4
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
| style="background-color: #e6f7ff;" | 2011 ||style="background-color: #b3ffb3;" | {{intel|microarchitectures/sandy bridge|Sandy Bridge}} || style="background-color: #ebebe0;" | [[Sandy Bridge]] || style="background-color: #eeffcc;" | 2,4
+
| style="background-color: #ebebe0;" | {{intel|Sandy Bridge EN|l=core}} || style="background-color: #eeffcc;" | 4,6,8
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
| style="background-color: #e6f7ff;" rowspan="4" | 2012 ||style="background-color: #b3ffb3;" | {{intel|microarchitectures/sandy bridge|Sandy Bridge}} || style="background-color: #ebebe0;" | [[Gladden]] || style="background-color: #eeffcc;" | 4
+
| style="background-color: #ebebe0;" | {{intel|Sandy Bridge EP|l=core}} || style="background-color: #eeffcc;" | 4,6,8
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
|style="background-color: #b3ffb3;" | {{intel|microarchitectures/sandy bridge|Sandy Bridge}} || style="background-color: #ebebe0;" | [[Sandy Bridge EN]] || style="background-color: #eeffcc;" | 4,6,8
+
| style="background-color: #ffe6ff;" rowspan="9" | [[22 nm]] || style="background-color: #b3ffb3;" rowspan="3" | {{intel|Ivy Bridge|l=arch}} || style="background-color: #ebebe0;" | {{intel|Ivy Bridge|l=core}} || style="background-color: #eeffcc;" | 2,4
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
|style="background-color: #b3ffb3;" | {{intel|microarchitectures/sandy bridge|Sandy Bridge}} || style="background-color: #ebebe0;" | [[Sandy Bridge EP]] || style="background-color: #eeffcc;" | 4,6,8
+
| style="background-color: #e6f7ff;" rowspan="3" | 2013 || style="background-color: #ebebe0;" | {{intel|Gladden|l=core}} || style="background-color: #eeffcc;" | 4
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
| style="background-color: #ffe6ff;" rowspan="9" | [[22 nm]] || style="background-color: #b3ffb3;" | {{intel|microarchitectures/ivy bridge|Ivy Bridge}} || style="background-color: #ebebe0;" | [[Ivy Bridge]] || style="background-color: #eeffcc;" | 2,4
+
| style="background-color: #ebebe0;" | {{intel|Ivy Bridge EP|l=core}} || style="background-color: #eeffcc;" | 4,6,8,10,12
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
| style="background-color: #e6f7ff;" rowspan="3" | 2013 ||style="background-color: #b3ffb3;" | {{intel|microarchitectures/ivy bridge|Ivy Bridge}} || style="background-color: #ebebe0;" | [[Gladden]] || style="background-color: #eeffcc;" | 4
+
|style="background-color: #b3ffb3;" | {{intel|Haswell|l=arch}} || style="background-color: #ebebe0;" | {{intel|Haswell WS|l=core}} || style="background-color: #eeffcc;" | 2,4
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
|style="background-color: #b3ffb3;" | {{intel|microarchitectures/ivy bridge|Ivy Bridge}} || style="background-color: #ebebe0;" | [[Ivy Bridge EP]] || style="background-color: #eeffcc;" | 4,6,8,10,12
+
| style="background-color: #e6f7ff;" rowspan="3" | 2014 ||style="background-color: #b3ffb3;" rowspan="2" | {{intel|Ivy Bridge|l=arch}} || style="background-color: #ebebe0;" | {{intel|Ivy Bridge EN|l=core}} || style="background-color: #eeffcc;" | 4,6,8,10
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
|style="background-color: #b3ffb3;" | {{intel|microarchitectures/haswell|Haswell}} || style="background-color: #ebebe0;" | [[Haswell WS]] || style="background-color: #eeffcc;" | 2,4
+
| style="background-color: #ebebe0;" | {{intel|Ivy Bridge EX|l=core}} || style="background-color: #eeffcc;" | 12,15
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
| style="background-color: #e6f7ff;" rowspan="3" | 2014 ||style="background-color: #b3ffb3;" | {{intel|microarchitectures/ivy bridge|Ivy Bridge}} || style="background-color: #ebebe0;" | [[Ivy Bridge EN]] || style="background-color: #eeffcc;" | 4,6,8,10
+
|style="background-color: #b3ffb3;" rowspan="3" | {{intel|Haswell|l=arch}} || style="background-color: #ebebe0;" | {{intel|Haswell EP|l=core}} || style="background-color: #eeffcc;" | 4,6,8,10,12,14
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
|style="background-color: #b3ffb3;" | {{intel|microarchitectures/ivy bridge|Ivy Bridge}} || style="background-color: #ebebe0;" | [[Ivy Bridge EX]] || style="background-color: #eeffcc;" | 12,15
+
| style="background-color: #e6f7ff;" rowspan="5" | 2015 || style="background-color: #ebebe0;" | {{intel|Haswell EN|l=core}} || style="background-color: #eeffcc;" | 4,6,8,10
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
|style="background-color: #b3ffb3;" | {{intel|microarchitectures/haswell|Haswell}} || style="background-color: #ebebe0;" | [[Haswell EP]] || style="background-color: #eeffcc;" | 4,6,8,10,12,14
+
| style="background-color: #ebebe0;" | {{intel|Haswell EX|l=core}} || style="background-color: #eeffcc;" | 8,10,12,14,16,18
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
| style="background-color: #e6f7ff;" rowspan="5" | 2015 ||style="background-color: #b3ffb3;" | {{intel|microarchitectures/haswell|Haswell}} || style="background-color: #ebebe0;" | [[Haswell EN]] || style="background-color: #eeffcc;" | 4,6,8,10
+
| style="background-color: #ffe6ff;" rowspan="8" | [[14 nm]] || style="background-color: #b3ffb3;" rowspan="2" | {{intel|Broadwell|l=arch}} || style="background-color: #ebebe0;" | {{intel|Broadwell DE|l=core}} || style="background-color: #eeffcc;" | 4,6,8,12,16
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
|style="background-color: #b3ffb3;" | {{intel|microarchitectures/haswell|Haswell}} || style="background-color: #ebebe0;" | [[Haswell EX]] || style="background-color: #eeffcc;" | 8,10,12,14,16,18
+
| style="background-color: #ebebe0;" | {{intel|Broadwell H|l=core}} || style="background-color: #eeffcc;" | 4
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
| style="background-color: #ffe6ff;" rowspan="6" | [[14 nm]] || style="background-color: #b3ffb3;" | {{intel|microarchitectures/broadwell|Broadwell}} || style="background-color: #ebebe0;" | [[Broadwell DE]] || style="background-color: #eeffcc;" | 4,6,8,12,16
+
|style="background-color: #b3ffb3;" | {{intel|Skylake|l=arch}} || style="background-color: #ebebe0;" | {{intel|Skylake DT|l=core}} || style="background-color: #eeffcc;" | 4
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
|style="background-color: #b3ffb3;" | {{intel|microarchitectures/broadwell|Broadwell}} || style="background-color: #ebebe0;" | [[Broadwell H]] || style="background-color: #eeffcc;" | 4
+
| style="background-color: #e6f7ff;" rowspan="3" | 2016 ||style="background-color: #b3ffb3;" rowspan="2" | {{intel|Broadwell|l=arch}} || style="background-color: #ebebe0;" | {{intel|Broadwell EP|l=core}} || style="background-color: #eeffcc;" | 4,6,8,10,12,14,16,18,20,22
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
|style="background-color: #b3ffb3;" | {{intel|microarchitectures/skylake|Skylake}} || style="background-color: #ebebe0;" | [[Skylake DT]] || style="background-color: #eeffcc;" | 4
+
| style="background-color: #ebebe0;" | {{intel|Broadwell EX|l=core}} || style="background-color: #eeffcc;" | 8,10,14,16,20,22,24
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
| style="background-color: #e6f7ff;" rowspan="3" | 2016 ||style="background-color: #b3ffb3;" | {{intel|microarchitectures/broadwell|Broadwell}} || style="background-color: #ebebe0;" | [[Broadwell EP]] || style="background-color: #eeffcc;" | 4,6,8,01,12,14,16,18,20,22
+
|style="background-color: #b3ffb3;" | {{intel|Skylake|l=arch}} || style="background-color: #ebebe0;" | {{intel|Skylake H|l=core}} || style="background-color: #eeffcc;" | 4
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
|style="background-color: #b3ffb3;" | {{intel|microarchitectures/broadwell|Broadwell}} || style="background-color: #ebebe0;" | [[Broadwell EX]] || style="background-color: #eeffcc;" | 8,10,14,16,20,22,24
+
| style="background-color: #e6f7ff;" | 2017 || style="background-color: #fff5cc;" rowspan="2" | {{intel|Xeon Bronze}}<br>{{intel|Xeon Silver}}<br>{{intel|Xeon Gold}}<br>{{intel|Xeon Platinum}} || style="background-color: #b3ffb3;" | {{intel|Skylake (Server)|l=arch}} || style="background-color: #ebebe0;" | {{intel|Skylake SP|l=core}} || style="background-color: #eeffcc;" | 4,6,8,10,12,14,16,18,20,22,24,26,28
 
|- style="height: 25px;"
 
|- style="height: 25px;"
−
|style="background-color: #b3ffb3;" | {{intel|microarchitectures/skylake|Skylake}} || style="background-color: #ebebe0;" | [[Skylake H]] || style="background-color: #eeffcc;" | 4
+
| style="background-color: #e6f7ff;" | 2018 || style="background-color: #b3ffb3;" | {{intel|Cascade Lake|l=arch}} || style="background-color: #ebebe0;" | {{intel|Cascade Lake SP|l=core}} || style="background-color: #eeffcc;" | 4,6,8,10,12,14,16,18,20,22,24,26,28
 
|}
 
|}
  
 +
== See also ==
 +
* {{amd|Opteron}}
 +
* {{amd|EPYC}}
  
  
 
{{stub}}
 
{{stub}}

Latest revision as of 11:37, 22 December 2018

Xeon
xeon logos.png
Past and current logos
Developer Intel
Manufacturer Intel
Type Microprocessors
Introduction June 29, 1998 (announced)
1998 (launch)
Production 1998
ISA x86-64
µarch P6, NetBurst, Core, Penryn, Nehalem, Westmere, Sandy Bridge, Ivy Bridge, Haswell, Broadwell, Skylake
Word size 32 bit
4 octets
8 nibbles
, 64 bit
8 octets
16 nibbles
Process 350 nm
0.35 μm
3.5e-4 mm
, 250 nm
0.25 μm
2.5e-4 mm
, 180 nm
0.18 μm
1.8e-4 mm
, 65 nm
0.065 μm
6.5e-5 mm
, 45 nm
0.045 μm
4.5e-5 mm
, 32 nm
0.032 μm
3.2e-5 mm
, 22 nm
0.022 μm
2.2e-5 mm
, 14 nm
0.014 μm
1.4e-5 mm
Technology CMOS
Clock 400 MHz-4000 MHz
Succession
←
Pentium Pro

Xeon (pronounced "Zee-On") is an extended family of high-performance x86 microprocessors developed by Intel for server environments and non-consumer workstations. Over the years Xeon has grown to focus on high-bandwidth, large-memory, and highly concurrent workloads. Xeon processors typically incorporate a large number of cores, large cache, and support for large amount of memory. Xeon offers models for both uniprocessor or multiprocessors.

Families[edit]

Pentium II Xeon Pentium III Xeon Xeon Xeon E3
Xeon E5
Xeon E7 		Xeon Bronze
Xeon Silver
Xeon Gold
Xeon Platinum

Xeon Timeline[edit]

Intro Family Process µarch Core Name Core Count
1998 Pentium II Xeon 250 nm P6 Drake 1
1999 Pentium III Xeon Tanner 1
180 nm Cascades 1
2001 Xeon NetBurst Foster 1
2002 130 nm Prestonia 1
2003 Gallatin 1
2004 90 nm Nocona 1
2005 Irwindale 1
Paxville 2
Potomac 1
Cranford 1
2006 65 nm Dempsey 2
Tulsa 2
MPM Sossaman 2
Core Woodcrest 2
Conroe 2
Clovertown 4
2007 Allendale 2
Kentsfield 4
Tigerton 2
45 nm Penryn Wolfdale 2
Harpertown 4
2008 Yorkfield 4
Dunnington 4,6
2009 Nehalem Lynnfield 4
Bloomfield 2,4
Gainestown 2,4
2010 Jasper Forest 1,2,4
Beckton 4,6,8
32 nm Westmere Clarkdale 2
Gulftown 6
Westmere EP 2,4,6
Xeon E3
Xeon E5
Xeon E7 		Westmere EX 6,8,10
2011 Sandy Bridge Sandy Bridge 2,4
2012 Gladden 4
Sandy Bridge EN 4,6,8
Sandy Bridge EP 4,6,8
22 nm Ivy Bridge Ivy Bridge 2,4
2013 Gladden 4
Ivy Bridge EP 4,6,8,10,12
Haswell Haswell WS 2,4
2014 Ivy Bridge Ivy Bridge EN 4,6,8,10
Ivy Bridge EX 12,15
Haswell Haswell EP 4,6,8,10,12,14
2015 Haswell EN 4,6,8,10
Haswell EX 8,10,12,14,16,18
14 nm Broadwell Broadwell DE 4,6,8,12,16
Broadwell H 4
Skylake Skylake DT 4
2016 Broadwell Broadwell EP 4,6,8,10,12,14,16,18,20,22
Broadwell EX 8,10,14,16,20,22,24
Skylake Skylake H 4
2017 Xeon Bronze
Xeon Silver
Xeon Gold
Xeon Platinum 		Skylake (Server) Skylake SP 4,6,8,10,12,14,16,18,20,22,24,26,28
2018 Cascade Lake Cascade Lake SP 4,6,8,10,12,14,16,18,20,22,24,26,28

See also[edit]


Text document with shapes.svg This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information.
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon&oldid=85077"
Facts about "Xeon - Intel"
RDF feed
designerIntel +
first announcedJune 29, 1998 +
first launched1998 +
full page nameintel/xeon +
instance ofmicroprocessor extended family +
instruction set architecturex86-64 +
main designerIntel +
manufacturerIntel +
microarchitectureP6 +, NetBurst +, Core +, Penryn +, Nehalem +, Westmere +, Sandy Bridge +, Ivy Bridge +, Haswell +, Broadwell + and Skylake +
nameXeon +
process350 nm (0.35 μm, 3.5e-4 mm) +, 250 nm (0.25 μm, 2.5e-4 mm) +, 180 nm (0.18 μm, 1.8e-4 mm) +, 65 nm (0.065 μm, 6.5e-5 mm) +, 45 nm (0.045 μm, 4.5e-5 mm) +, 32 nm (0.032 μm, 3.2e-5 mm) +, 22 nm (0.022 μm, 2.2e-5 mm) + and 14 nm (0.014 μm, 1.4e-5 mm) +
technologyCMOS +
word size32 bit (4 octets, 8 nibbles) + and 64 bit (8 octets, 16 nibbles) +