From WikiChip
Difference between revisions of "intel/microarchitectures/knights ferry"
(ferry) |
|||
Line 16: | Line 16: | ||
|successor link=intel/microarchitectures/knights_corner | |successor link=intel/microarchitectures/knights_corner | ||
}} | }} | ||
− | '''Knights Ferry''' ('''KNF''') was the successor to {{\\|Larrabee}}, a [[45 nm]] [[many-core]] microarchitecture designed by [[intel]] for high performance computing. | + | '''Knights Ferry''' ('''KNF''') was the successor to {{\\|Polaris}} {{\\|Rock Creek}}, and {{\\|Larrabee}}, a [[45 nm]] [[many-core]] microarchitecture designed by [[intel]] for high performance computing. |
+ | |||
+ | == Architecture == | ||
+ | === Key changes from {{\\|Larrabee}} === | ||
+ | * Custom core (codename {{intel|Aubrey Isle|l=arch}}) | ||
+ | |||
+ | == Die == | ||
+ | :[[File:knights ferry die.png|class=wikichip_ogimage|700px]] | ||
+ | |||
+ | == Documents == | ||
+ | * [[:File:ISC 2010 Skaugen keynote.pdf|[[Petascale]] to [[Exascale]], Extending Intel's HPC Commitment]] |
Revision as of 17:35, 8 April 2018
Edit Values | |
Knights Ferry µarch | |
General Info | |
Arch Type | GPU |
Designer | Intel |
Manufacturer | Intel |
Introduction | May 31, 2010 |
Phase-out | 2011 |
Process | 45 nm |
Core Configs | 32 |
Instructions | |
ISA | x86 |
Extensions | L1OM |
Succession | |
Knights Ferry (KNF) was the successor to Polaris Rock Creek, and Larrabee, a 45 nm many-core microarchitecture designed by intel for high performance computing.
Architecture
Key changes from Larrabee
- Custom core (codename Aubrey Isle)
Die
Documents
Facts about "Knights Ferry - Microarchitectures - Intel"
codename | Knights Ferry + |
core count | 32 + |
designer | Intel + |
first launched | May 31, 2010 + |
full page name | intel/microarchitectures/knights ferry + |
instance of | microarchitecture + |
instruction set architecture | x86 + |
manufacturer | Intel + |
microarchitecture type | GPU + |
name | Knights Ferry + |
phase-out | 2011 + |
process | 45 nm (0.045 μm, 4.5e-5 mm) + |