From WikiChip
Difference between revisions of "intel/cpuid"
< intel

(→‎Big Cores (Client))
Line 3: Line 3:
  
 
== CPUIDs==
 
== CPUIDs==
−
=== [[Big Cores]] (Client) ===
+
=== Family 15 ===
 +
{| class="wikitable"
 +
! Microarchitecture !! Core !! Extended Family !! Family !! Extended Model !! Model
 +
|-
 +
| rowspan="4" | {{intel|Netburst|l=arch}} || {{intel|Prescott|l=core}} || 0 || 0xF || 0x0 || 0x4 || [[Family 15 Model 4]]
 +
|-
 +
| {{intel|Prescott|l=core}} || 0 || 0xF || 0x0 || 0x3 || [[Family 15 Model 3]]
 +
|-
 +
| {{intel|Northwood|l=core}} || 0 || 0xF || 0x0 || 0x2 || [[Family 15 Model 2]]
 +
|-
 +
| {{intel|Willamette|l=core}} || 0 || 0xF || 0x0 || 0x1 || [[Family 15 Model 1]]
 +
|}
 +
=== Family 6 ===
 +
==== [[Big Cores]] (Client) ====
 
{| class="wikitable"
 
{| class="wikitable"
 
! Microarchitecture !! Core !! Extended Family !! Family !! Extended Model !! Model
 
! Microarchitecture !! Core !! Extended Family !! Family !! Extended Model !! Model
Line 82: Line 95:
 
|}
 
|}
  
−
=== [[Big Cores]] (Server) ===
+
==== [[Big Cores]] (Server) ====
 
{| class="wikitable"
 
{| class="wikitable"
 
! Microarchitecture !! Core !! Extended Family !! Family !! Extended Model !! Model
 
! Microarchitecture !! Core !! Extended Family !! Family !! Extended Model !! Model
Line 123: Line 136:
 
|}
 
|}
  
−
=== [[Little Cores]] ===
+
==== [[Little Cores]] ====
 
{| class="wikitable"
 
{| class="wikitable"
 
! Microarchitecture !! Core !! Extended Family !! Family !! Extended Model !! Model
 
! Microarchitecture !! Core !! Extended Family !! Family !! Extended Model !! Model
Line 158: Line 171:
 
|}
 
|}
  
−
=== {{intel|MIC Architecture}} ===
+
==== {{intel|MIC Architecture}} ====
 
{| class="wikitable"
 
{| class="wikitable"
 
! Microarchitecture !! Core !! Extended Family !! Family !! Extended Model !! Model
 
! Microarchitecture !! Core !! Extended Family !! Family !! Extended Model !! Model
Line 166: Line 179:
 
| {{intel|Knights Landing|l=arch}} || || 0 || 0x6 || 0x5 || 0x7 || [[Family 6 Model 87]]
 
| {{intel|Knights Landing|l=arch}} || || 0 || 0x6 || 0x5 || 0x7 || [[Family 6 Model 87]]
 
|}
 
|}
 +
 +
=== Family 5 ===
 +
{| class="wikitable"
 +
! Microarchitecture !! Core !! Extended Family !! Family !! Extended Model !! Model
 +
|-
 +
| rowspan="5" | {{intel|P5|l=arch}} || rowspan="2" | P55C (Mobile) || 0 || 0x5 || 0x0 || 0x8 || [[Family 5 Model 8]]
 +
|-
 +
| 0 || 0x5 || 0x0 || 0x7 || [[Family 5 Model 7]]
 +
|-
 +
| P55C || 0 || 0x5 || 0x0 || 0x4 || [[Family 5 Model 4]]
 +
|-
 +
| P54CS || 0 || 0x5 || 0x0 || 0x2 || [[Family 5 Model 2]]
 +
|-
 +
| P5, P54, P54CQS || 0 || 0x5 || 0x0 || 0x1 || [[Family 5 Model 1]]
 +
|}
 +
=== Family 4 ===
 +
{| class="wikitable"
 +
! Microarchitecture !! Core !! Extended Family !! Family !! Extended Model !! Model
 +
|-
 +
| rowspan="5" | {{intel|80486|l=arch}} || 80486DX4 || 0 || 0x4 || 0x0 || 0x8 || [[Family 4 Model 8]]
 +
|-
 +
| 80486SL || 0 || 0x4 || 0x0 || 0x4 || [[Family 4 Model 4]]
 +
|-
 +
| 80486DX2 || 0 || 0x4 || 0x0 || 0x3 || [[Family 4 Model 3]]
 +
|-
 +
| 80486SX || 0 || 0x4 || 0x0 || 0x2 || [[Family 4 Model 2]]
 +
|-
 +
| 80486DX || 0 || 0x4 || 0x0 || 0x1 || [[Family 4 Model 1]]
 +
|}
 +
 +
=== Family 3 ===
 +
* {{intel|80386|l=arch}}
  
 
[[category:intel]]
 
[[category:intel]]
 
[[category:x86]]
 
[[category:x86]]

Revision as of 02:53, 5 April 2018

Below is a list of Intel's CPUID broken down by their respective core names and microarchitecture:

CPUIDs

Family 15

Microarchitecture Core Extended Family Family Extended Model Model
Netburst Prescott 0 0xF 0x0 0x4 Family 15 Model 4
Prescott 0 0xF 0x0 0x3 Family 15 Model 3
Northwood 0 0xF 0x0 0x2 Family 15 Model 2
Willamette 0 0xF 0x0 0x1 Family 15 Model 1

Family 6

Big Cores (Client)

Microarchitecture Core Extended Family Family Extended Model Model
Meteor Lake
Alder Lake
Tigerlake
Ice Lake (Client)
Whiskey Lake
Cannon Lake U 0 0x6 0x6 0x6 Family 6 Model 102
Coffee Lake S, H 0 0x6 0x9 0xE Family 6 Model 158
U 0 0x6 0x8 0xE Family 6 Model 142
Kaby Lake DT, H, S, X 0 0x6 0x9 0xE Family 6 Model 158
Y, U 0 0x6 0x8 0xE Family 6 Model 142
Skylake (Client) DT, H, S 0 0x6 0x5 0xE Family 6 Model 94
Y, U 0 0x6 0x4 0xE Family 6 Model 78
Broadwell (Client) C, W 0 0x6 0x4 0x7 Family 6 Model 71
U, Y, S 0 0x6 0x3 0xD Family 6 Model 61
H 0 0x6 0x4 0x7 Family 6 Model 71
Haswell (Client) GT3E 0 0x6 0x4 0x6 Family 6 Model 70
ULT 0 0x6 0x4 0x5 Family 6 Model 69
S 0 0x6 0x3 0xC Family 6 Model 60
Ivy Bridge (Client) M, H, Gladden 0 0x6 0x3 0xA Family 6 Model 58
Sandy Bridge (Client) M, H 0 0x6 0x2 0xA Family 6 Model 42
Westmere (Client) Arrandale, Clarkdale 0 0x6 0x2 0x5 Family 6 Model 37
Nehalem (Client) Auburndale, Havendale 0 0x6 0x1 0xF Family 6 Model 31
Clarksfield 0 0x6 0x1 0xE Family 6 Model 30
Penryn (Client) Penryn, Wolfdale, Yorkfield 0 0x6 0x1 0x7 Family 6 Model 23
Core (Client) Merom L 0 0x6 0x1 0x6 Family 6 Model 22
Merom 0 0x6 0x0 0xF Family 6 Model 15
Modified Pentium M Yonah 0 0x6 0x0 0xE Family 6 Model 14
Pentium M Tolapai 0 0x6 0x1 0x5 Family 6 Model 21
Dothan 0 0x6 0x0 0xD Family 6 Model 13
Banias 0 0x6 0x0 0x9 Family 6 Model 9
P6 Tualatin 0 0x6 0x0 0xB Family 6 Model 11
Coppermine, Coppermine T 0 0x6 0x0 0x8 Family 6 Model 8
Katmai 0 0x6 0x0 0x7 Family 6 Model 7
0 0x6 0x0 0x6 Family 6 Model 6
0 0x6 0x0 0x5 Family 6 Model 5
0 0x6 0x0 0x3 Family 6 Model 3
0 0x6 0x0 0x1 Family 6 Model 1

Big Cores (Server)

Microarchitecture Core Extended Family Family Extended Model Model
Granite Rapids
Sapphire Rapids
Ice Lake (Server)
Cascade Lake X, SP
Skylake (Server) X, SP 0 0x6 0x5 0x5 Family 6 Model 85
Broadwell (Server) E, EP, EX 0 0x6 0x4 0xF Family 6 Model 79
DE 0 0x6 0x5 0x6 Family 6 Model 86
Haswell (Server) E, EP, EX 0 0x6 0x3 0xF Family 6 Model 63
Ivy Bridge (Server) E, EN, EP, EX 0 0x6 0x3 0xE Family 6 Model 62
Sandy Bridge (Server) E, EN, EP 0 0x6 0x2 0xD Family 6 Model 45
Westmere (Server) Gulftown, EP 0 0x6 0x2 0xC Family 6 Model 44
EX 0 0x6 0x2 0xF Family 6 Model 47
Nehalem (Server) EX 0 0x6 0x2 0xE Family 6 Model 46
Lynnfield 0 0x6 0x1 0xE Family 6 Model 30
Bloomfield, EP, WS 0 0x6 0x1 0xA Family 6 Model 26
Penryn (Server) Dunnington 0 0x6 0x1 0xD Family 6 Model 29
Harpertown, QC, Wolfdale, Yorkfield 0 0x6 0x1 0x7 Family 6 Model 23
P6 0 0x6 0x0 0xA Family 6 Model 10

Little Cores

Microarchitecture Core Extended Family Family Extended Model Model
Tremont 0 0x6 0x8 0x6 Family 6 Model 134
Goldmont Plus Gemini Lake 0 0x6 0x7 0xA Family 6 Model 122
Goldmont Denverton 0 0x6 0x5 0xF Family 6 Model 95
Apollo Lake, Broxton 0 0x6 0x5 0xC Family 6 Model 92
Airmont Cherry Trail, Braswell 0 0x6 0x4 0xC Family 6 Model 76
Silvermont SoFIA 0 0x6 0x5 0xD Family 6 Model 93
Anniedale 0 0x6 0x5 0xA Family 6 Model 90
Avoton, Rangeley 0 0x6 0x4 0xD Family 6 Model 77
Tangier 0 0x6 0x4 0xA Family 6 Model 74
Bay Trail 0 0x6 0x3 0x7 Family 6 Model 55
Saltwell Cedarview 0 0x6 0x3 0x6 Family 6 Model 54
Cloverview 0 0x6 0x3 0x5 Family 6 Model 53
Penwell 0 0x6 0x2 0x7 Family 6 Model 39
Bonnell Lincroft 0 0x6 0x2 0x6 Family 6 Model 38
Silverthorne, Diamondville, Pineview 0 0x6 0x1 0xC Family 6 Model 28

MIC Architecture

Microarchitecture Core Extended Family Family Extended Model Model
Knights Mill 0 0x6 0x8 0x5 Family 6 Model 133
Knights Landing 0 0x6 0x5 0x7 Family 6 Model 87

Family 5

Microarchitecture Core Extended Family Family Extended Model Model
P5 P55C (Mobile) 0 0x5 0x0 0x8 Family 5 Model 8
0 0x5 0x0 0x7 Family 5 Model 7
P55C 0 0x5 0x0 0x4 Family 5 Model 4
P54CS 0 0x5 0x0 0x2 Family 5 Model 2
P5, P54, P54CQS 0 0x5 0x0 0x1 Family 5 Model 1

Family 4

Microarchitecture Core Extended Family Family Extended Model Model
80486 80486DX4 0 0x4 0x0 0x8 Family 4 Model 8
80486SL 0 0x4 0x0 0x4 Family 4 Model 4
80486DX2 0 0x4 0x0 0x3 Family 4 Model 3
80486SX 0 0x4 0x0 0x2 Family 4 Model 2
80486DX 0 0x4 0x0 0x1 Family 4 Model 1

Family 3

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/cpuid&oldid=76648"