From WikiChip
Difference between revisions of "intel/cpuid"
(→CPUIDs) |
(→CPUIDs) |
||
Line 42: | Line 42: | ||
| {{intel|Sandy Bridge (Client)|l=arch}} || {{intel|Sandy Bridge M|M|l=core}}, {{intel|Sandy Bridge H|H|l=core}} || 0 || 0x6 || 0x2 || 0xA || [[Family 6 Model 42]] | | {{intel|Sandy Bridge (Client)|l=arch}} || {{intel|Sandy Bridge M|M|l=core}}, {{intel|Sandy Bridge H|H|l=core}} || 0 || 0x6 || 0x2 || 0xA || [[Family 6 Model 42]] | ||
|- | |- | ||
− | | {{intel|Westmere|l=arch}} || {{intel|Arrandale|l=core}} || 0 || 0x6 || 0x2 || 0x5 || [[Family 6 Model 37]] | + | | {{intel|Westmere|l=arch}} || {{intel|Arrandale|l=core}}, {{intel|Clarkdale|l=core}} || 0 || 0x6 || 0x2 || 0x5 || [[Family 6 Model 37]] |
|- | |- | ||
| colspan="7" style="text-align: center;" | <small>[[Big Cores]] (Server)</small> | | colspan="7" style="text-align: center;" | <small>[[Big Cores]] (Server)</small> |
Revision as of 01:01, 30 March 2018
Below is a list of Intel's CPUID broken down by their respective core names and microarchitecture: