From WikiChip
Difference between revisions of "samsung/exynos/8895"
(added complete information about 8895) |
|||
Line 2: | Line 2: | ||
{{chip | {{chip | ||
|name=Exynos 8895 | |name=Exynos 8895 | ||
− | |image= | + | |no image=Yes |
|designer=Samsung | |designer=Samsung | ||
|designer 2=ARM Holdings | |designer 2=ARM Holdings | ||
Line 9: | Line 9: | ||
|market=Mobile | |market=Mobile | ||
|first announced=February 23, 2017 | |first announced=February 23, 2017 | ||
− | |first launched= | + | |first launched=March 29, 2017 |
|family=Exynos | |family=Exynos | ||
|series=Exynos 9 | |series=Exynos 9 | ||
− | |frequency= | + | |locked=No |
− | |frequency 2= | + | |frequency=2314 MHz |
+ | |frequency 2=1690 MHz | ||
|isa=ARMv8 | |isa=ARMv8 | ||
|isa family=ARM | |isa family=ARM | ||
− | |microarch= | + | |microarch=M2 |
|microarch 2=Cortex-A53 | |microarch 2=Cortex-A53 | ||
|core name=Exynos M2 | |core name=Exynos M2 | ||
Line 22: | Line 23: | ||
|process=10 nm | |process=10 nm | ||
|technology=CMOS | |technology=CMOS | ||
− | | | + | |mcp=Yes |
|word size=64 bit | |word size=64 bit | ||
|core count=8 | |core count=8 | ||
|thread count=8 | |thread count=8 | ||
+ | |max memory=8 GiB | ||
|max cpus=1 | |max cpus=1 | ||
+ | |v core min=0.905 V | ||
+ | |v core max=1.22 V | ||
+ | |tdp=5 W | ||
+ | |ctdp down=12 W | ||
+ | |ctdp down frequency=2314 MHz | ||
+ | |ctdp up=16 W | ||
+ | |ctdp up frequency=2810 MHz | ||
+ | |temp min=-15 °C | ||
+ | |temp max=115 °C | ||
+ | |tjunc min=115 | ||
+ | |tjunc max=115 | ||
|predecessor=Exynos 8890 | |predecessor=Exynos 8890 | ||
|predecessor link=samsung/exynos/8890 | |predecessor link=samsung/exynos/8890 | ||
|successor=Exynos 9810 | |successor=Exynos 9810 | ||
|successor link=samsung/exynos/9810 | |successor link=samsung/exynos/9810 | ||
+ | |contemporary=Exynos 9820 | ||
+ | |contemporary link=samsung/exynos/9820 | ||
}} | }} | ||
+ | '''Exynos 8895''' is a {{arch|64}} [[octa-core]] [[ARM]] high performance mobile [[system on a chip]] designed by [[Samsung]] and introduced in mid-[[2019]]. The processor is fabricated on Samsung's [[10 nm process|10nm]] EUV (Extreme Ultra Violet) FinFET process and features [[8 cores]] in a tri-cluster configuration consisting of 4 {{samsung|Mongoose 2|l=arch}} [[big cores]] running at 2314 to 2810 MHz, 4 {{armh|Cortex-A53|l=arch}} [[little cores]] at 1690 to 2002 MHz. This chip supports up to 8 GiB of dual-channel 16-bit LPDDR4X-1794 memory and incorporates a {{armh|Mali-G71}} MP20 GPU. The 8895 incorporates an LTE modem supporting cat 16 download and upload. | ||
+ | |||
+ | == Cache == | ||
+ | {{main|samsung/microarchitectures/m2#Memory_Hierarchy|arm_holdings/microarchitectures/m2#Memory_Hierarchy|l1=Mongoose 2 § Cache||l2=Cortex-A53 § Cache}} | ||
+ | For the {{samsung|Mongoose 2|l=arch}} core cluster: | ||
+ | {{cache size | ||
+ | |l1 cache=192 KiB | ||
+ | |l1i cache=128 KiB | ||
+ | |l1i break=2x64 KiB | ||
+ | |l1i desc=4-way set associative | ||
+ | |l1d cache=64 KiB | ||
+ | |l1d break=2x32 KiB | ||
+ | |l1d desc=8-way set associative | ||
+ | |l2 cache=1 MiB | ||
+ | |l2 break=2x512 KiB | ||
+ | |l2 desc=16-way set associative | ||
+ | |l3 cache=2 MiB | ||
+ | |l3 break=2x1 MiB | ||
+ | }} | ||
+ | |||
+ | For the {{armh|Cortex-A53|l=arch}} cluster: | ||
+ | |||
+ | {{cache size | ||
+ | |l1 cache=256 KiB | ||
+ | |l1i cache=128 KiB | ||
+ | |l1i break=2x64 KiB | ||
+ | |l1i desc=4-way set associative | ||
+ | |l1d cache=128 KiB | ||
+ | |l1d break=2x64 KiB | ||
+ | |l1d desc=16-way set associative | ||
+ | |l2 cache=512 KiB | ||
+ | |l2 break=2x256 KiB | ||
+ | |l2 desc=8-way set associative | ||
+ | }} | ||
+ | |||
+ | == Memory controller == | ||
+ | {{memory controller | ||
+ | |type=LPDDR4X-3588 | ||
+ | |ecc=No | ||
+ | |max mem=8 GiB | ||
+ | |controllers=2 | ||
+ | |channels=2 | ||
+ | |width=32 bit | ||
+ | |max bandwidth=28.64 GiB/s | ||
+ | |frequency=1800 MHz | ||
+ | |bandwidth schan=14.32 GiB/s | ||
+ | |bandwidth dchan=28.64 GiB/s | ||
+ | }} | ||
+ | |||
+ | == Graphics == | ||
+ | {{integrated graphics | ||
+ | | gpu = Mali-G71 | ||
+ | | device id = | ||
+ | | designer = ARM Holdings | ||
+ | | execution units = 20 | ||
+ | | max displays = 2 | ||
+ | | max memory = | ||
+ | | frequency = 546 MHz | ||
+ | | max frequency = 850 MHz | ||
+ | |||
+ | | output crt = | ||
+ | | output sdvo = | ||
+ | | output dsi = Yes | ||
+ | | output edp = | ||
+ | | output dp = | ||
+ | | output hdmi = | ||
+ | | output vga = | ||
+ | | output dvi = | ||
+ | |||
+ | | directx ver = 12 | ||
+ | | opengl ver = | ||
+ | | opengl es ver = 3.2 | ||
+ | | openvg ver = 1.1 | ||
+ | | opencl ver = 2 | ||
+ | | vulkan ver = 1.0 | ||
+ | | hdmi ver = | ||
+ | | dp ver = | ||
+ | | edp ver = | ||
+ | | max res hdmi = | ||
+ | | max res hdmi freq = | ||
+ | | max res dp = | ||
+ | | max res dp freq = | ||
+ | | max res edp = | ||
+ | | max res edp freq = | ||
+ | | max res vga = | ||
+ | | max res vga freq = | ||
+ | }} | ||
+ | |||
+ | |||
+ | {| class=wikitable | ||
+ | |- | ||
+ | ! Codec !! Encode !! Decode150 | ||
+ | |- | ||
+ | | [[HEVC]] (H.265) || {{tchk|yes}} || {{tchk|yes}} | ||
+ | |- | ||
+ | | [[MPEG-4 AVC]] (H.264) || {{tchk|yes}} || {{tchk|yes}} | ||
+ | |- | ||
+ | | [[VP9]] || {{tchk|yes}} || {{tchk|yes}} | ||
+ | |- | ||
+ | |} | ||
+ | |||
+ | All at 4K UHD 60fps. | ||
+ | |||
+ | == Wireless == | ||
+ | {{wireless links | ||
+ | | 2g = | ||
+ | | csd = | ||
+ | | gsm = | ||
+ | | gprs = | ||
+ | | edge = | ||
+ | | cdmaone = | ||
+ | | is-95a = | ||
+ | | is-95b = | ||
+ | | 3g = | ||
+ | | cdma2000 = | ||
+ | | cdma2000 1x = | ||
+ | | cdma2000 1xev-do = | ||
+ | | cdma2000 1x adv = | ||
+ | | umts = | ||
+ | | wcdma = | ||
+ | | td-scdma = | ||
+ | | dc-hsdpa = | ||
+ | | hsdpa = | ||
+ | | hsupa = | ||
+ | | 4g = Yes | ||
+ | | 5g = Yes | ||
+ | | lte a = Yes | ||
+ | | e-utran = | ||
+ | | ue cat dl = 16 | ||
+ | | ue cat dl rate = 1000 Mbps | ||
+ | | ue cat ul = 16 | ||
+ | | ue cat ul rate = 280 Mbps | ||
+ | }} | ||
+ | |||
+ | == ISP == | ||
+ | * 28MP Rear | ||
+ | * 16MP Front | ||
+ | * 28MP+28MP Dual | ||
+ | |||
+ | == Features == | ||
+ | {{arm features | ||
+ | |thumb=No | ||
+ | |thumb2=No | ||
+ | |thumbee=No | ||
+ | |vfpv1=No | ||
+ | |vfpv2=No | ||
+ | |vfpv3=No | ||
+ | |vfpv3-d16=No | ||
+ | |vfpv3-f16=No | ||
+ | |vfpv4=No | ||
+ | |vfpv4-d16=No | ||
+ | |vfpv5=No | ||
+ | |neon=Yes | ||
+ | |trustzone=No | ||
+ | |jazelle=No | ||
+ | |wmmx=No | ||
+ | |wmmx2=No | ||
+ | |pmuv3=No | ||
+ | |crc32=Yes | ||
+ | |crypto=Yes | ||
+ | |fp=Yes | ||
+ | |fp16=No | ||
+ | |profile=No | ||
+ | |ras=No | ||
+ | |simd=No | ||
+ | |rdm=No | ||
+ | }} | ||
+ | |||
+ | == Utilizing devices == | ||
+ | * [[used by::Samsung Galaxy Note 8]] | ||
+ | * [[used by::Samsung Galaxy S8]] | ||
+ | * [[used by::Samsung Galaxy S8+]] |
Revision as of 21:50, 7 December 2023
Edit Values | |
Exynos 8895 | |
General Info | |
Designer | Samsung, ARM Holdings |
Manufacturer | Samsung |
Model Number | 8895 |
Market | Mobile |
Introduction | February 23, 2017 (announced) March 29, 2017 (launched) |
General Specs | |
Family | Exynos |
Series | Exynos 9 |
Locked | No |
Frequency | 2314 MHz, 1690 MHz |
Microarchitecture | |
ISA | ARMv8 (ARM) |
Microarchitecture | M2, Cortex-A53 |
Core Name | Exynos M2, Cortex-A53 |
Process | 10 nm |
Technology | CMOS |
MCP | Yes |
Word Size | 64 bit |
Cores | 8 |
Threads | 8 |
Max Memory | 8 GiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
Vcore | 0.905 V-1.22 V |
TDP | 5 W |
cTDP down | 12 W |
cTDP down frequency | 2314 MHz |
cTDP up | 16 W |
cTDP up frequency | 2810 MHz |
OP Temperature | -15 °C – 115 °C |
Tjunction | 115 – 115 |
Succession | |
Contemporary | |
Exynos 9820 |
Exynos 8895 is a 64-bit octa-core ARM high performance mobile system on a chip designed by Samsung and introduced in mid-2019. The processor is fabricated on Samsung's 10nm EUV (Extreme Ultra Violet) FinFET process and features 8 cores in a tri-cluster configuration consisting of 4 Mongoose 2 big cores running at 2314 to 2810 MHz, 4 Cortex-A53 little cores at 1690 to 2002 MHz. This chip supports up to 8 GiB of dual-channel 16-bit LPDDR4X-1794 memory and incorporates a Mali-G71 MP20 GPU. The 8895 incorporates an LTE modem supporting cat 16 download and upload.
Cache
- Main articles: Mongoose 2 § Cache and Cortex-A53 § Cache
For the Mongoose 2 core cluster:
![]() |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||||||||||||||
|
For the Cortex-A53 cluster:
![]() |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||
|
Memory controller
![]() |
Integrated Memory Controller
|
|||||||||||||||||
|
Graphics
![]() |
Integrated Graphics Information
|
|||||||||||||||||||||||||||||||||||
|
Codec | Encode | Decode150 |
---|---|---|
HEVC (H.265) | ✔ | ✔ |
MPEG-4 AVC (H.264) | ✔ | ✔ |
VP9 | ✔ | ✔ |
All at 4K UHD 60fps.
Wireless
![]() | |||||||
Cellular | |||||||
4G |
|
---|
ISP
- 28MP Rear
- 16MP Front
- 28MP+28MP Dual
Features
[Edit/Modify Supported Features]
![]() |
Supported ARM Extensions & Processor Features
|
|||||||
|
Utilizing devices
- Samsung Galaxy Note 8
- Samsung Galaxy S8
- Samsung Galaxy S8+
Facts about "Exynos 8895 - Samsung"
base frequency | 2,810 MHz (2.81 GHz, 2,810,000 kHz) + and 1,840 MHz (1.84 GHz, 1,840,000 kHz) + |
core count | 8 + |
core name | Exynos M2 + and Cortex-A53 + |
designer | Samsung + and ARM Holdings + |
die area | 103.64 mm² (0.161 in², 1.036 cm², 103,640,000 µm²) + |
family | Exynos + |
first announced | February 23, 2017 + |
first launched | March 29, 2017 + |
full page name | samsung/exynos/8895 + |
instance of | microprocessor + |
isa | ARMv8 + |
isa family | ARM + |
ldate | March 29, 2017 + |
main image | ![]() |
manufacturer | Samsung + |
market segment | Mobile + |
max cpu count | 1 + |
microarchitecture | Mongoose 2 + and Cortex-A53 + |
model number | 8895 + |
name | Exynos 8895 + |
process | 10 nm (0.01 μm, 1.0e-5 mm) + |
series | Exynos 9 + |
smp max ways | 1 + |
technology | CMOS + |
thread count | 8 + |
word size | 64 bit (8 octets, 16 nibbles) + |