Latest revision as of 13:26, 17 March 2023

Chagall is the codename of AMD's fourth generation Ryzen Threadripper HEDT and workstation processors based on the Zen 3 microarchitecture. They succeeded the third generation Ryzen Threadripper 3900 "Castle Peak" series.

On March 8, 2022 AMD introduced the Ryzen Threadripper PRO 5900 WX-Series. These are workstation processors available only in tray packaging to OEMs. They identify as members of AMD x86 CPU Family 19h, Model 08h.

Overview[edit]

"Chagall" is a SoC derived from the EPYC 7003 "Milan" server processor series. Accordingly these are multi-chip processors integrating a large I/O die fabricated on a GlobalFoundries 12 nm (14 nm?) process and up to eight Core Complex Dies fabricated on a TSMC advanced 7 nm process. They support 2-way multithreading with up to 64 cores and 128 threads per processor. Multiprocessing is not supported.

Workstation versions use the Socket sWRX8 infrastructure which supports up to eight DDR4 memory channels with a maximum of one DIMM per channel, either UDIMMs or RDIMMs, eight 16-lane PCIe Gen 4 I/O links, four USB 3.2 Gen 2 ports, and up to 32 SATA Gen 3 ports.

HEDT versions have not been released as of March 2022, they are bound to use Socket sTRX4.

Input/Output Interfaces[edit]

"Chagall" processors integrate eight PCIe controllers and four SATA controllers. They have eight 16-lane PCIe Gen 1, 2, 3, 4 (16 GT/s) interfaces, each configurable as up to eight x16/x8/x4/x2/x1 wide (e.g. 1x4 + 4x1 + 1x8) links, so 128 lanes total. Some of these lanes are configurable as SATA Gen 1, 2, 3 (6 Gb/s) link. Up to 32 SATA ports are available from the processor in total, as well as four USB 3.2 Gen 2×1 (10 Gb/s) ports, and various low speed interfaces. For details see Socket sWRX8.

On Socket sWRX8 motherboards the PCIe interfaces are generally used for x16 PCIe slots and x4 M.2 NVMe/SATA SSD connectors, leveraging few of the CPU's SATA ports. One x8 PCIe link on the processor is reserved to attach the AMD WRX80 chipset which serves as I/O expander, a member of the AMD-500 Series with I/O capabilities similar to the TRX40 and X570 chipsets for Socket sTRX4 and AM4 processors: 16 lanes (plus 8-lane CPU link) PCIe Gen 1, 2, 3, 4; 12 SATA Gen 1, 2, 3 ports, eight sharing pins with the PCIe interface and four dedicated; eight USB 3.2 Gen 2 (10 Gb/s) ports, and five USB 2.0 ports. The chipset PCIe interfaces are generally used for PCIe slots, on-board Ethernet controllers, M.2 SSD and WLAN connectors. An audio interface is not provided by the processor or the chipset, an audio controller is commonly attached as on-board USB device. The sWRX8/WRX80 platform does not support overclocking.

Feature Summary[edit]

"Chagall" processors released as of March 2022 have the following features:

• 12 to 64 Zen 3 x86 CPU cores with 2-way SMT
  • 4,096-entry Op cache, 2 × 32 KiB L1, and 512 KiB L2 cache per core
  • x86 extensions (new vs. Zen 2): ABM, ADX, AES, AVX, AVX2, BMI1, BMI2, CLFLUSH, CLFLUSHOPT, CLWB, CLZERO, CMOV, CMPXCHG8B, CMPXCHG16B, EMMX, F16C, FMA3, FPU, FSGSBASE, FXSR, INVLPGB, INVPCID, LahfSahf, MCOMMIT, MMX, MONITOR, MONITORX, MOVBE, MSR, PCLMULQDQ, PKU, POPCNT, PREFETCH, RDPID, RDPRU, RDRAND, RDTSCP, RDSEED, SHA, SSE, SSE2, SSE3, SSSE3, SSE4A, SSE4.1, SSE4.2, SysCallSysRet, SysEnterSysExit, TSC, VAES, VPCLMULQDQ, WBNOINVD, XSAVE, XSAVEC, XSAVEOPT
  • Security extensions: CET_SS, GMET, NX, SEV, SEV-ES, SEV-SNP, SMAP, SME/TSME, SMEP, UMIP
  • Speculation control: IBPB, IBRS, PSFD, SSBD, STIBP
• 32 MiB L3 cache per Core Complex (8 CPU cores), 64 to 256 MiB total
• AMD Secure Processor, Secure Boot, Hardware root-of-trust
• Crypto Coprocessor

• 8 × 64/72 bit DDR4 SDRAM interface
  • Up to 1600 MHz, PC4-25600 (DDR4-3200), 204.8 GB/s total raw bandwidth
  • One DIMM per channel, up to 8 DIMMs total
  • SR/DR UDIMM, RDIMM, LRDIMM, or 3DS RDIMM types
  • ECC supported
  • Max. total memory capacity 2 TiB using eight 256 GiB LRDIMMs or 3DS DIMMs

• Eight 16-lane PCIe Gen 1, 2, 3, 4 (16 GT/s) controllers and interfaces
  • Up to 8 ports per interface configurable x16, x8, x4, x2, x1 (e.g. 1x4 + 4x1 + 1x8)
  • Up to 120 PCIe lanes total (one x8 link reserved to attach the chipset)

• Four SATA Gen 1, 2, 3 (6 Gb/s) controllers
  • Alternative function of certain PCIe lanes
  • Up to 32 SATA ports total

• 4 × USB 1.1, 2.0, 3.2 Gen 2×1 (10 Gb/s) ports from two XHCI USB controllers
  • Type-C connectors are supported with external components

• Low speed interfaces: UART, LPC, SPI/eSPI, I²C, SMBus, SGPIO, GPIO

Chagall Processors[edit]

Bibliography[edit]

• "New AMD Ryzen Threadripper PRO 5000 WX-Series Processors are the Ultimate Workstation Processors for Professionals with Up-to Double the Performance of Competing Solutions" (Press release). AMD.com. March 08, 2022.
• "Socket sWRX WRX80 Motherboards". AMD.com. March 2022.
• "Preliminary Processor Programming Reference (PPR) for AMD Family 19h Model 01h, Revision B1 Processors", AMD Publ. #55898, Rev. 0.50, May 27, 2021
• "Motherboard Design Guide for sTRX4 and sWRX8 Processors", AMD Publ. #56437, Rev. 1.01, June 2021
• "Infrastructure Roadmap for sTRX4 and sWRX8 Processors", AMD Publ. #56443, Rev. 0.92, July 2021

See also[edit]