From WikiChip
Xeon D-1602 - Intel
< intel‎ | xeon d

Edit Values
Xeon D-1602
hewitt lake (front).png
General Info
DesignerIntel
ManufacturerIntel
Model NumberD-1602
MarketServer
IntroductionApril 2, 2019 (announced)
April 2, 2019 (launched)
Release Price$106 (tray)
General Specs
FamilyXeon D
SeriesD-1600
LockedYes
Frequency2,500 MHz
Turbo Frequency2,800 MHz (1 core)
Bus typeDMI 2.0
Clock multiplier25
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureBroadwell
PlatformGrangeville
Core NameHewitt Lake
Core Family6
Core Model6
Process14 nm
Transistors3,200,000,000
TechnologyCMOS
Die246.24 mm²
Word Size64 bit
Cores2
Threads4
Max CPUs1 (Uniprocessor)
Max Memory128 GiB
Electrical
TDP27 W
Tjunction – 105 °C
Tcase – 84 °C
Packaging
PackageFCBGA-1667 (FCBGA)
Dimension37.5 mm × 37.5 mm × 3.557 mm
Pitch0.7 mm
Contacts1667
broadwell de (back).png

Xeon D-1602 is a 64-bit dual-core x86 microserver SoC introduced by Intel in early 2019. The D-1602 is based on the Broadwell microarchitecture and is fabricated on their 14 nm process. It operates at 2.5 GHz with a TDP of 27 W and a turbo frequency of 2.8 GHz. This processor supports up to 128 GiB of dual-channel DDR4-2133 memory.


Cache[edit]

Main article: Broadwell § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$128 KiB
0.125 MiB
131,072 B
1.220703e-4 GiB
L1I$64 KiB
0.0625 MiB
65,536 B
6.103516e-5 GiB
2x32 KiB8-way set associative 
L1D$64 KiB
0.0625 MiB
65,536 B
6.103516e-5 GiB
2x32 KiB8-way set associativewrite-back

L2$512 KiB
0.5 MiB
524,288 B
4.882812e-4 GiB
  2x256 KiB8-way set associativewrite-back

L3$3 MiB
3,072 KiB
3,145,728 B
0.00293 GiB
  2x1.5 MiB16-way set associativewrite-back

Graphics[edit]

This SoC has no integrated graphics processing unit.

Memory controller[edit]

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR4-2133
Supports ECCYes
Max Mem128 GiB
Controllers1
Channels2
Max Bandwidth31.78 GiB/s
Bandwidth
Single 15.89 GiB/s
Double 31.78 GiB/s

Expansions[edit]

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIeRevision: 3.0
Max Lanes: 24
Configuration: x16, x8, x4
PCIeRevision: 2.0
Max Lanes: 8
Configuration: x8, x4
USBRevision: 3.0
Max Ports: 4
USBRevision: 2.0
Max Ports: 4
SATARevision: 3
Max Ports: 6


Features[edit]

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
EMMXExtended MMX Extension
SSEStreaming SIMD Extensions
SSE2Streaming SIMD Extensions 2
SSE3Streaming SIMD Extensions 3
SSSE3Supplemental SSE3
SSE4.1Streaming SIMD Extensions 4.1
SSE4.2Streaming SIMD Extensions 4.2
AVXAdvanced Vector Extensions
AVX2Advanced Vector Extensions 2
ABMAdvanced Bit Manipulation
BMI1Bit Manipulation Instruction Set 1
BMI2Bit Manipulation Instruction Set 2
FMA33-Operand Fused-Multiply-Add
AESAES Encryption Instructions
RdRandHardware RNG
ADXMulti-Precision Add-Carry
CLMULCarry-less Multiplication Extension
F16C16-bit Floating Point Conversion
x86-1616-bit x86
x86-3232-bit x86
x86-6464-bit x86
RealReal Mode
ProtectedProtected Mode
SMMSystem Management Mode
FPUIntegrated x87 FPU
NXNo-eXecute
HTHyper-Threading
TBT 2.0Turbo Boost Technology 2.0
EISTEnhanced SpeedStep Technology
TXTTrusted Execution Technology (SMX)
VT-xVT-x (Virtualization)
VT-dVT-d (I/O MMU virtualization)
EPTExtended Page Tables (SLAT)
TSXTransactional Synchronization Extensions
Secure KeySecure Key Technology
SMEPOS Guard Technology
Facts about "Xeon D-1602 - Intel"
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Xeon D-1602 - Intel#pcie +
back imageFile:broadwell de (back).png +
base frequency2,500 MHz (2.5 GHz, 2,500,000 kHz) +
bus typeDMI 2.0 +
clock multiplier25 +
core count2 +
core family6 +
core model6 +
core nameHewitt Lake +
designerIntel +
die area246.24 mm² (0.382 in², 2.462 cm², 246,240,000 µm²) +
familyXeon D +
first announcedApril 2, 2019 +
first launchedApril 2, 2019 +
full page nameintel/xeon d/d-1602 +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has ecc memory supporttrue +
has extended page tables supporttrue +
has featureAdvanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Trusted Execution Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables +, Transactional Synchronization Extensions +, Secure Key Technology + and OS Guard +
has intel enhanced speedstep technologytrue +
has intel secure key technologytrue +
has intel supervisor mode execution protectiontrue +
has intel trusted execution technologytrue +
has intel turbo boost technology 2 0true +
has intel vt-d technologytrue +
has intel vt-x technologytrue +
has locked clock multipliertrue +
has second level address translation supporttrue +
has simultaneous multithreadingtrue +
has transactional synchronization extensionstrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
isax86-64 +
isa familyx86 +
l1$ size0.125 MiB (128 KiB, 131,072 B, 1.220703e-4 GiB) +
l1d$ description8-way set associative +
l1d$ size0.0625 MiB (64 KiB, 65,536 B, 6.103516e-5 GiB) +
l1i$ description8-way set associative +
l1i$ size0.0625 MiB (64 KiB, 65,536 B, 6.103516e-5 GiB) +
l2$ description8-way set associative +
l2$ size0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) +
l3$ description16-way set associative +
l3$ size3 MiB (3,072 KiB, 3,145,728 B, 0.00293 GiB) +
ldateApril 2, 2019 +
main imageFile:hewitt lake (front).png +
manufacturerIntel +
market segmentServer +
max case temperature357.15 K (84 °C, 183.2 °F, 642.87 °R) +
max cpu count1 +
max junction temperature378.15 K (105 °C, 221 °F, 680.67 °R) +
max memory131,072 MiB (134,217,728 KiB, 137,438,953,472 B, 128 GiB, 0.125 TiB) +
max memory channels2 +
max sata ports6 +
max usb ports4 +
microarchitectureBroadwell +
model numberD-1602 +
nameXeon D-1602 +
packageFCBGA-1667 +
platformGrangeville +
process14 nm (0.014 μm, 1.4e-5 mm) +
release price$ 106.00 (€ 95.40, £ 85.86, ¥ 10,952.98) +
release price (tray)$ 106.00 (€ 95.40, £ 85.86, ¥ 10,952.98) +
seriesD-1600 +
supported memory typeDDR4-2133 +
tdp27 W (27,000 mW, 0.0362 hp, 0.027 kW) +
technologyCMOS +
thread count4 +
transistor count3,200,000,000 +
turbo frequency (1 core)2,800 MHz (2.8 GHz, 2,800,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +