From WikiChip
Kunpeng 920-3226 - HiSilicon
< hisilicon‎ | kunpeng

Edit Values
Kunpeng 920-3226
kunpeng 920 (front).png
General Info
DesignerHiSilicon,
ARM Holdings
ManufacturerTSMC
Model Number920-3226
MarketServer
IntroductionApril 26, 2019 (announced)
April 26, 2019 (launched)
General Specs
FamilyHi16xx
Series920
Frequency2,600 MHz
Microarchitecture
ISAARMv8.2 (ARM)
MicroarchitectureTaiShan v110
Core NameTaiShan v110
Transistors20,000,000,000
TechnologyCMOS
MCPYes (3 dies)
Word Size64 bit
Cores32
Threads32
Max CPUs4 (Multiprocessor)
Max Memory1 TiB
Electrical
TDP120 W
Hi1620 on exhibit.

Kunpeng 920-3226 is a dotriaconta-core 64-bit ARM server microprocessor introduced by HiSilicon in early 2019. Fabricated by TSMC on a 7nm HPC process based on the TaiSHan v110 microarchitecture, this chip incorporates 32 cores operating at 2.6 GHz with a TDP of 120 W. This chip supports up to 1 TiB of octa-channel DDR4-2933 memory.

Cache[edit]

Main article: TaiShan v110 § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$4 MiB
4,096 KiB
4,194,304 B
0.00391 GiB
L1I$2 MiB
2,048 KiB
2,097,152 B
0.00195 GiB
32x64 KiB  
L1D$2 MiB
2,048 KiB
2,097,152 B
0.00195 GiB
32x64 KiB  

L2$16 MiB
16,384 KiB
16,777,216 B
0.0156 GiB
  32x512 KiB  

L3$32 MiB
32,768 KiB
33,554,432 B
0.0313 GiB
  32x1 MiB  

Memory controller[edit]

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR4-2933
Supports ECCYes
Max Mem1 TiB
Controllers1
Channels8
Width64 bit
Max Bandwidth190.7 GiB/s
Bandwidth
Single 23.84 GiB/s
Double 47.68 GiB/s
Quad 95.37 GiB/s
Octa 190.7 GiB/s

Expansions[edit]

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIeRevision: 4.0
Max Lanes: 40
Configuration: x16, x8, x4
USBRevision: 3.0
Max Ports: 4
SATARevision: 3.0
Max Ports: 2

Features[edit]

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported ARM Extensions & Processor Features
NEONAdvanced SIMD extension
CRC32CRC-32 checksum Extension
CryptoCryptographic Extension
FP16ARMv8.2-A half-precision floating-point extension
RASReliability, Availability, and Serviceability extension

Utilizing devices[edit]

  • HiSilicon D06
  • TaiShan 5280
  • TaiShan 5290
  • TaiShan X6000

This list is incomplete; you can help by expanding it.

Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Kunpeng 920-3226 - HiSilicon#pcie +
base frequency2,600 MHz (2.6 GHz, 2,600,000 kHz) +
core count32 +
core nameTaiShan v110 +
designerHiSilicon + and ARM Holdings +
die count3 +
familyHi16xx +
first announcedApril 26, 2019 +
first launchedApril 26, 2019 +
full page namehisilicon/kunpeng/920-3226 +
has ecc memory supporttrue +
instance ofmicroprocessor +
is multi-chip packagetrue +
isaARMv8.2 +
isa familyARM +
l1$ size4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) +
l1d$ size2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) +
l1i$ size2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) +
l2$ size16 MiB (16,384 KiB, 16,777,216 B, 0.0156 GiB) +
l3$ size32 MiB (32,768 KiB, 33,554,432 B, 0.0313 GiB) +
ldateApril 26, 2019 +
main imageFile:kunpeng 920 (front).png +
manufacturerTSMC +
market segmentServer +
max cpu count4 +
max memory1,048,576 MiB (1,073,741,824 KiB, 1,099,511,627,776 B, 1,024 GiB, 1 TiB) +
max memory channels8 +
max sata ports2 +
max usb ports4 +
microarchitectureTaiShan v110 +
model number920-3226 +
nameKunpeng 920-3226 +
series920 +
supported memory typeDDR4-2933 +
tdp120 W (120,000 mW, 0.161 hp, 0.12 kW) +
technologyCMOS +
thread count32 +
transistor count20,000,000,000 +
used byHiSilicon D06 +, TaiShan 5280 +, TaiShan 5290 + and TaiShan X6000 +
word size64 bit (8 octets, 16 nibbles) +