From WikiChip
QorIQ P1010 - Freescale
< freescale/qoriq

Edit Values
QorIQ P1010
qoriq p1010.png
General Info
Model NumberP1010
MarketNetworking, Embedded
IntroductionJune 16, 2008 (announced)
2009 (launched)
General Specs
Frequency667 MHz, 800 MHz
ISAPower ISA v2.03 (Power)
Core Namee500 v2
Process45 nm
Word Size32 bit
Power dissipation1.6 W
Tjunction0 °C – 125 °C
PackageTE-PBGA-II-689 (TE PBGA-II)
Temperature-Enhanced Plastic BGA
Dimension31 mm x 31 mm
PackageTE-PBGA-425 (TE PBGA)
Temperature-Enhanced Plastic BGA
Dimension19 mm x 19 mm
Pitch0.8 mm

QorIQ P1010 is a 32-bit embedded POWER microprocessor introduced by Freescale in 2008. This networking/embedded processor, which is based on the e500 microarchitecture and is fabricated on a 45 nm SOI process, operates at 667 MHz and supports 32-bit DDR3-800 memory.


Main article: e500 § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$64 KiB
0.0625 MiB
65,536 B
6.103516e-5 GiB
L1I$32 KiB
0.0313 MiB
32,768 B
3.051758e-5 GiB
1x32 KiB8-way set associative 
L1D$32 KiB
0.0313 MiB
32,768 B
3.051758e-5 GiB
1x32 KiB8-way set associative 

Memory controller[edit]

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR3-800
Supports ECCYes
Width32 bit
Max Bandwidth2.98 GiB/s
5.185 GB/s
3,051.52 MiB/s
0.00291 TiB/s
0.0032 TB/s
Single 2.98 GiB/s


  • 2x 10/100/1000 Eithernet with SGMII
  • 2x PCIe 1.0a controllers with 2 SerDes
  • 2x USB 2.0
  • SD/MMC
  • SPI
  • 2x I2C
  • UART
  • SEC 3.1 Security Acceleration

Block Diagram[edit]

qoriq p1010 block diagram.png


Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
QorIQ P1010 - Freescale#package +
base frequency667 MHz (0.667 GHz, 667,000 kHz) + and 800 MHz (0.8 GHz, 800,000 kHz) +
core count1 +
core namee500 v2 +
designerFreescale +
familyQorIQ +
first announcedJune 16, 2008 +
first launched2009 +
full page namefreescale/qoriq/p1010 +
has ecc memory supporttrue +
instance ofmicroprocessor +
isaPower ISA v2.03 +
isa familyPower +
l1$ size0.0625 MiB (64 KiB, 65,536 B, 6.103516e-5 GiB) +
l1d$ description8-way set associative +
l1d$ size0.0313 MiB (32 KiB, 32,768 B, 3.051758e-5 GiB) +
l1i$ description8-way set associative +
l1i$ size0.0313 MiB (32 KiB, 32,768 B, 3.051758e-5 GiB) +
ldate2009 +
main imageFile:qoriq p1010.png +
manufacturerIBM +
market segmentNetworking + and Embedded +
max junction temperature398.15 K (125 °C, 257 °F, 716.67 °R) +
max memory bandwidth2.98 GiB/s (5.185 GB/s, 3,051.52 MiB/s, 0.00291 TiB/s, 0.0032 TB/s) +
max memory channels1 +
microarchitecturee500 +
min junction temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
model numberP1010 +
nameQorIQ P1010 +
packageTE-PBGA-II-689 + and TE-PBGA-425 +
power dissipation1.6 W (1,600 mW, 0.00215 hp, 0.0016 kW) +
process45 nm (0.045 μm, 4.5e-5 mm) +
seriesP1 +
supported memory typeDDR3-800 +
technologyCMOS +
thread count1 +
word size32 bit (4 octets, 8 nibbles) +