• mirc/commands
  * {{mIRC|/timer}} * {{mIRC|/timer}}s
  14 KB (1,561 words) - 03:22, 5 June 2023
• mirc/identifiers/$ticks
  ...ks''' retrieves the number of [[milliseconds]] that have elapsed since the system was [[uptime|started]]. $ticks is most often used in [[benchmarking]]. ...illiseconds]]. The identifier is limited to the resolution of the [[system timer]] which is typically in the range of 10 milliseconds to 16 milliseconds. Pr
  2 KB (334 words) - 15:01, 5 February 2023
• mirc/identifiers/$input
  :* d - play system sound associated with icon switch used: 'di' 'dt' = 'asterisk', 'dq' = 'que ...nnot''' be used in a remote event. One way around this is to use a {{mirc|/timer}} to initiate an input request after the script ends. Another way around it
  6 KB (1,062 words) - 07:12, 1 February 2024
• rockwell international/pps-4
  The '''PPS-4''' (Parallel Processing System - 4-bit word) was a [[microprocessor family|family]] of {{arch|4}} [[microp ...A later version known as the {{\|11660|PPS-4/2}} ("/2" denoting a two-chip system) eliminated the external clock generator chip by incorporating it internall
  3 KB (359 words) - 17:26, 19 May 2016
• intel/mcs-80
  | caption = {{\|8080}}, the CPU of the MCS-80 system | {{\|8228}} || || system controller & bus driver
  4 KB (406 words) - 16:10, 26 January 2019
• amd/am186ex
  * [[Watchdog Timer]] ...imer, instead timer 1 (from the 3 available timers) can be used a watchdog timer.
  9 KB (1,276 words) - 16:07, 28 June 2016
• university of manchester/spinnaker
  |max cpus=1,036,800 (system) |max memory=128MB (chip), 7TB (system)
  2 KB (215 words) - 10:19, 19 May 2018
• arm/armv8
  ...on to run alongside another AArch64 application under an AArch64 operating system. Additionally, they also allow an AAarch32 guest OS to run alongside an AAr | evtstrm || N/A || Generic timer is configured to generate "events" at frequency of about 100KHz.
  6 KB (817 words) - 06:37, 24 April 2020
• mirc/identifiers/$ticksqpc
  ...ution passage of time in milliseconds that approximates the time since the system was started. $ticksqpc is most often used in benchmarking scripts. ...tely than the $ticks number that's limited to the resolution of the system timer which is typically in the range of 10 milliseconds to 16 milliseconds inter
  4 KB (627 words) - 02:09, 30 September 2020
• alchemy/au1200-333mgc
  ...rollers, and other integrated peripherals are linked by an internal 32-bit System Bus (SBUS). The SDRAM clock is configurable 1/1 or 1/2 of the SBUS frequenc * {{abbr|RTC}} and {{abbr|TOY|Time Of Year}} timer
  6 KB (862 words) - 01:16, 19 March 2022
• alchemy/au1000-266mcc
  ...controller. SDRAM runs at one half of the frequency of the internal 32-bit System Bus, which runs at up to one half of the CPU core frequency. * {{abbr|RTC}} and {{abbr|TOY|Time Of Year}} timer
  4 KB (607 words) - 00:41, 16 March 2022
• alchemy/au1000-266mci
  ...controller. SDRAM runs at one half of the frequency of the internal 32-bit System Bus, which runs at up to one half of the CPU core frequency. * {{abbr|RTC}} and {{abbr|TOY|Time Of Year}} timer
  4 KB (614 words) - 00:45, 16 March 2022
• alchemy/au1000-400mcc
  ...controller. SDRAM runs at one half of the frequency of the internal 32-bit System Bus, which runs at up to one half of the CPU core frequency. * {{abbr|RTC}} and {{abbr|TOY|Time Of Year}} timer
  4 KB (594 words) - 00:47, 16 March 2022
• alchemy/au1000-500mcc
  ...controller. SDRAM runs at one half of the frequency of the internal 32-bit System Bus, which runs at up to one half of the CPU core frequency. * {{abbr|RTC}} and {{abbr|TOY|Time Of Year}} timer
  4 KB (594 words) - 00:50, 16 March 2022
• alchemy/au1500-333mbc
  ...controller. SDRAM runs at one half of the frequency of the internal 32-bit System Bus, which runs at up to one half of the CPU core frequency. * {{abbr|RTC}} and {{abbr|TOY|Time Of Year}} timer
  4 KB (562 words) - 01:07, 16 March 2022
• alchemy/au1500-333mbd
  ...controller. SDRAM runs at one half of the frequency of the internal 32-bit System Bus, which runs at up to one half of the CPU core frequency. * {{abbr|RTC}} and {{abbr|TOY|Time Of Year}} timer
  4 KB (559 words) - 01:10, 16 March 2022
• alchemy/au1500-333mbf
  ...controller. SDRAM runs at one half of the frequency of the internal 32-bit System Bus, which runs at up to one half of the CPU core frequency. * {{abbr|RTC}} and {{abbr|TOY|Time Of Year}} timer
  4 KB (566 words) - 01:12, 16 March 2022
• alchemy/au1500-333mbi
  ...controller. SDRAM runs at one half of the frequency of the internal 32-bit System Bus, which runs at up to one half of the CPU core frequency. * {{abbr|RTC}} and {{abbr|TOY|Time Of Year}} timer
  4 KB (573 words) - 01:15, 16 March 2022
• alchemy/au1500-400mbc
  ...controller. SDRAM runs at one half of the frequency of the internal 32-bit System Bus, which runs at up to one half of the CPU core frequency. * {{abbr|RTC}} and {{abbr|TOY|Time Of Year}} timer
  4 KB (553 words) - 01:17, 16 March 2022
• alchemy/au1500-400mbd
  ...controller. SDRAM runs at one half of the frequency of the internal 32-bit System Bus, which runs at up to one half of the CPU core frequency. * {{abbr|RTC}} and {{abbr|TOY|Time Of Year}} timer
  4 KB (546 words) - 01:20, 16 March 2022

View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)