• mirc/identifiers
  * {{mIRC|$level}}() * {{mIRC|$lower}}()
  13 KB (1,564 words) - 03:22, 5 June 2023
• mirc/introduction
  ...other alias, each alias must go on what we call the 'root' level, or 'top' level. ...vel depth '1'. So if you want to add more aliases, always do so on the top level:
  25 KB (4,323 words) - 15:48, 1 August 2019
• adder
  ...'''. When two multi-bit numbers are added together, the carry out from the lower bit must be accounted for in the higher addition of the higher bits. When a level depth of Brent-Kung adders is 0 (log2(n)), so the
  7 KB (948 words) - 08:01, 3 May 2016
• mirc/commands/ulist
  <pre>/ulist [<|>] <level></pre> * '''>''' - Display all users with access greater than or equal to the level parameter specified.
  992 bytes (152 words) - 01:40, 4 May 2023
• mirc/identifiers/$calc
  '''Parenthesis used to demonstrate the order. Operations at the same level are executed left-to-right:''' Then the level#3 operations within each group are performed left-to-right.
  10 KB (1,480 words) - 08:16, 2 February 2024
• schlemiel the painter's algorithm
  ...ale due to needlessly redundant operations that are performed at a [[lower level]]. The term was coined by [[Wikipedia:Joel Spolsky|Joel Spolsky]] in late 2
  4 KB (646 words) - 00:56, 21 February 2016
• pass-transistor logic
  ...milies]] that use [[transistor]]s as switches such that the output [[logic level]]s directly come from the input. This is as opposed to the logic that conne ...For this reason, [[restoring logic]] must be added to restore the [[logic level]]s.
  767 bytes (115 words) - 22:32, 25 November 2015
• intel/microarchitectures/bonnell
  ** 90%+ lower power than [[90 nm]] {{\\|Pentium M}} *** No level 3 cache
  38 KB (5,468 words) - 20:29, 23 May 2019
• intel/microarchitectures/saltwell
  *** No level 3 cache ** 48 Bytes/Cycle (lower if SMT)
  7 KB (872 words) - 19:42, 30 November 2017
• intel/microarchitectures/silvermont
  ...intel|Atom}} microarchitecture in addition to the increase performance and lower power consumption. *** No level 3 cache
  9 KB (1,160 words) - 09:35, 25 September 2019
• intel/microarchitectures/haswell (client)
  ...che and another one for data cache. Additionally there is a unified second level TLB. ...ing up Port 0 and 1 for vector works. It also adds a second branch unit to lower the congestion for Port 0. The second port that was added, Port 7 adds a ne
  27 KB (3,750 words) - 06:57, 18 November 2023
• intel/microarchitectures/sandy bridge (client)
  | {{intel|Sandy Bridge E|l=core}} || SNB-E || Workstations & entry-level servers ...="2" | {{intel|Celeron}} || style="text-align: left;" rowspan="2" | Entry-level Budget || [[1 cores|1]] || {{tchk|yes}} || {{tchk|yes}} || {{tchk|no}} || {
  84 KB (13,075 words) - 00:54, 29 December 2020
• intel/microarchitectures/skylake (client)
  ...=core}} || SKL-DT || {{intel|Greenlow|l=platform}} || Workstations & entry-level servers ...] || rowspan="2" | {{intel|Celeron}} || style="text-align: left;" | Entry-level Budget || rowspan="2" | [[dual-core|dual]] || {{tchk|no}} || {{tchk|no}} ||
  79 KB (11,922 words) - 06:46, 11 November 2022
• intel/microarchitectures/ice lake (client)
  ...lt 3 I/O subsystem on-die, significantly simplifying support at the system level. Ice Lake has four Thunderbolt 3 ports. All four ports have the same capabi On the platform level, there is a new integrated power delivery (FIVR) on both the PCH and the CP
  23 KB (3,613 words) - 12:31, 20 June 2021
• 7 nm lithography process
  In terms of raw cell-level density, the 7-nanometer node features silicon densities between 90-102 mil ...TSMC claims its 7 nm node provides around 35-40% speed improvement or 65% lower power. Compared to the half-node [[N10|10 nm node]], N7 is said to provide
  13 KB (1,941 words) - 02:40, 5 November 2022
• 5 nm lithography process
  In terms of raw cell-level density, the 5-nanometer node features silicon densities between 130-230 mi At a high level, TSMC N5 is a high-density high-performance [[FinFET]] process designed for
  11 KB (1,662 words) - 02:58, 2 October 2022
• intel/process-architecture-optimization
  ...nd generally a plethora of other advantages such as higher performance and lower power consumption. During a "process", Intel retrofits their {{intel|microa ...s called "14 nm+" is used. The enhanced process had a number of transistor-level modifications done to it (e.g. taller fins) allowing for higher frequency a
  3 KB (357 words) - 21:33, 8 November 2019
• amd/microarchitectures/zen
  | [[File:amd ryzen 3 logo.png|75px|link=Ryzen 3]] || {{amd|Ryzen 3}} || Entry level Performance || [[quad-core|Quad]] || {{tchk|yes}} || {{tchk|yes}} || {{tchk | desc 5 = '''Performance Level'''<br><table><tr><td style="width: 50px;">'''9'''</td><td>Extreme (Ryzen Th
  79 KB (12,095 words) - 15:27, 9 June 2023
• amd/microarchitectures/zen 2
  | [[File:amd ryzen 3 logo.png|75px|link=Ryzen 3]] || {{amd|Ryzen 3}} || Entry level Performance || [[quad-core|Quad]] || {{tchk|yes}} || {{tchk|yes}} || {{tch ...array, and introduces a TAGE predictor. According to AMD it exhibits a 30% lower misprediction rate than its perceptron counterpart in the {{\\|Zen}}/{{\\|Z
  57 KB (8,701 words) - 22:11, 9 October 2022
• pezy/pezy-scx/pezy-scnp
  ...(DRAM/PCIe signal failures). The new model uses a slightly larger package, lower core voltage, slightly higher core frequency, and thus higher performance. The chip integrates a multi-level cache hierarchy:
  3 KB (403 words) - 11:15, 22 September 2018

View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)