From WikiChip
Core i5-9500F - Intel
< intel‎ | core i5(Redirected from Intel Core i5-9500F)

Edit Values
Core i5-9500F
coffee lake s (front).png
General Info
DesignerIntel
ManufacturerIntel
Model Numberi5-9500F
Part NumberCM8068403362616,
CM8068403875414
S-SpecSRF6Q, SRG10
MarketDesktop
IntroductionApril 23, 2019 (announced)
April 23, 2019 (launched)
Release Price$192.00 (tray)
$202.00 (box)
ShopAmazon
General Specs
FamilyCore i5
Seriesi5-9000
LockedYes
Frequency3,000 MHz
Turbo Frequency4,400 MHz (1 core)
Bus typeDMI 3.0
Bus rate4 × 8 GT/s
Clock multiplier30
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureCoffee Lake
PlatformCoffee Lake
ChipsetCannon Point
Core NameCoffee Lake R
Core Family6
Core Model158
Core SteppingU0
Process14 nm
TechnologyCMOS
Die149 mm²
Word Size64 bit
Cores6
Threads6
Max Memory128 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
TDP65 W
Tjunction0 °C – 100 °C
Packaging
PackageFCLGA-1151 (LGA)
FC-LGA14C
FCLGA-1151.svg
Dimension37.5 mm x 37.5 mm x 4.4 mm
Pitch0.914 mm
Contacts1151
SocketLGA-1151

Core i5-9500F is a 64-bit hexa-core mid-range performance x86 desktop microprocessor introduced by Intel in early 2019. This processor, which is based on the Coffee Lake microarchitecture, is manufactured on Intel's 3rd generation enhanced 14nm++ process. The i5-9500F operates at a 3 GHz with a TDP of 65 W and a Turbo Boost frequency of up to 4.4 GHz. This chip supports up to 128 GiB of dual-channel DDR4-2666 memory.

This is model is identical to the i5-9500 except it comes without integrated graphics.


Cache[edit]

Main article: Coffee Lake § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$384 KiB
393,216 B
0.375 MiB
L1I$192 KiB
196,608 B
0.188 MiB
6x32 KiB8-way set associative 
L1D$192 KiB
196,608 B
0.188 MiB
6x32 KiB8-way set associativewrite-back

L2$1.5 MiB
1,536 KiB
1,572,864 B
0.00146 GiB
  6x256 KiB4-way set associativewrite-back

L3$9 MiB
9,216 KiB
9,437,184 B
0.00879 GiB
  6x1.5 MiB12-way set associativewrite-back

Memory controller[edit]

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR4-2666
Supports ECCNo
Max Mem128 GiB
Controllers1
Channels2
Max Bandwidth39.74 GiB/s
40,693.76 MiB/s
42.671 GB/s
42,670.5 MB/s
0.0388 TiB/s
0.0427 TB/s
Bandwidth
Single 19.87 GiB/s
Double 39.74 GiB/s

Expansions[edit]

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIeRevision: 3.0
Max Lanes: 16
Configuration: 1x16, 2x8, 1x8+2x4


Graphics[edit]

This processor has no integrated graphics.

Features[edit]

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
EMMXExtended MMX Extension
SSEStreaming SIMD Extensions
SSE2Streaming SIMD Extensions 2
SSE3Streaming SIMD Extensions 3
SSSE3Supplemental SSE3
SSE4.1Streaming SIMD Extensions 4.1
SSE4.2Streaming SIMD Extensions 4.2
AVXAdvanced Vector Extensions
AVX2Advanced Vector Extensions 2
ABMAdvanced Bit Manipulation
BMI1Bit Manipulation Instruction Set 1
BMI2Bit Manipulation Instruction Set 2
FMA33-Operand Fused-Multiply-Add
AESAES Encryption Instructions
RdRandHardware RNG
ADXMulti-Precision Add-Carry
CLMULCarry-less Multiplication Extension
F16C16-bit Floating Point Conversion
x86-1616-bit x86
x86-3232-bit x86
x86-6464-bit x86
RealReal Mode
ProtectedProtected Mode
SMMSystem Management Mode
FPUIntegrated x87 FPU
NXNo-eXecute
TBT 2.0Turbo Boost Technology 2.0
EISTEnhanced SpeedStep Technology
VT-xVT-x (Virtualization)
VT-dVT-d (I/O MMU virtualization)
EPTExtended Page Tables (SLAT)
TSXTransactional Synchronization Extensions
MPXMemory Protection Extensions
SGXSoftware Guard Extensions
Secure KeySecure Key Technology
SMEPOS Guard Technology
IPTIdentity Protection Technology
Facts about "Core i5-9500F - Intel"
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Core i5-9500F - Intel#package + and Core i5-9500F - Intel#pcie +
base frequency3,000 MHz (3 GHz, 3,000,000 kHz) +
bus links4 +
bus rate8,000 MT/s (8 GT/s, 8,000,000 kT/s) +
bus typeDMI 3.0 +
chipsetCannon Point +
clock multiplier30 +
core count6 +
core family6 +
core model158 +
core nameCoffee Lake R +
core steppingU0 +
designerIntel +
die area149 mm² (0.231 in², 1.49 cm², 149,000,000 µm²) +
familyCore i5 +
first announcedApril 23, 2019 +
first launchedApril 23, 2019 +
full page nameintel/core i5/i5-9500f +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has ecc memory supportfalse +
has extended page tables supporttrue +
has featureAdvanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables +, Transactional Synchronization Extensions +, Memory Protection Extensions +, Software Guard Extensions +, Secure Key Technology +, OS Guard + and Identity Protection Technology +
has intel enhanced speedstep technologytrue +
has intel identity protection technology supporttrue +
has intel secure key technologytrue +
has intel supervisor mode execution protectiontrue +
has intel turbo boost technology 2 0true +
has intel vt-d technologytrue +
has intel vt-x technologytrue +
has locked clock multipliertrue +
has second level address translation supporttrue +
has transactional synchronization extensionstrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
isax86-64 +
isa familyx86 +
l1$ size384 KiB (393,216 B, 0.375 MiB) +
l1d$ description8-way set associative +
l1d$ size192 KiB (196,608 B, 0.188 MiB) +
l1i$ description8-way set associative +
l1i$ size192 KiB (196,608 B, 0.188 MiB) +
l2$ description4-way set associative +
l2$ size1.5 MiB (1,536 KiB, 1,572,864 B, 0.00146 GiB) +
l3$ description12-way set associative +
l3$ size9 MiB (9,216 KiB, 9,437,184 B, 0.00879 GiB) +
ldateApril 23, 2019 +
main imageFile:coffee lake s (front).png +
manufacturerIntel +
market segmentDesktop +
max cpu count1 +
max junction temperature373.15 K (100 °C, 212 °F, 671.67 °R) +
max memory131,072 MiB (134,217,728 KiB, 137,438,953,472 B, 128 GiB, 0.125 TiB) +
max memory bandwidth39.74 GiB/s (40,693.76 MiB/s, 42.671 GB/s, 42,670.5 MB/s, 0.0388 TiB/s, 0.0427 TB/s) +
max memory channels2 +
microarchitectureCoffee Lake +
min junction temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
model numberi5-9500F +
nameCore i5-9500F +
packageFCLGA-1151 +
part numberCM8068403362616 + and CM8068403875414 +
platformCoffee Lake +
process14 nm (0.014 μm, 1.4e-5 mm) +
release price$ 192.00 (€ 172.80, £ 155.52, ¥ 19,839.36) + and $ 202.00 (€ 181.80, £ 163.62, ¥ 20,872.66) +
release price (box)$ 202.00 (€ 181.80, £ 163.62, ¥ 20,872.66) +
release price (tray)$ 192.00 (€ 172.80, £ 155.52, ¥ 19,839.36) +
s-specSRF6Q + and SRG10 +
seriesi5-9000 +
smp max ways1 +
socketLGA-1151 +
supported memory typeDDR4-2666 +
tdp65 W (65,000 mW, 0.0872 hp, 0.065 kW) +
technologyCMOS +
thread count6 +
turbo frequency (1 core)4,400 MHz (4.4 GHz, 4,400,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +
x86/has memory protection extensionstrue +
x86/has software guard extensionstrue +