Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "samsung/microarchitectures/m4"
(→Process Technology) |
(→Architecture) |
||
| Line 30: | Line 30: | ||
== Architecture == | == Architecture == | ||
| − | + | The M4 is an incremental microarchitecture that brought a die shrink and minor enhancements. | |
| + | |||
=== Key changes from {{\\|Mongoose 3|M3}} === | === Key changes from {{\\|Mongoose 3|M3}} === | ||
| − | {{ | + | * [[8 nm process]] (from [[10 nm]]) |
| + | * [[ARMv8.2]] (from [[ARMv8]]) | ||
| + | ** Support for full FP16 scalar extension | ||
| + | ** Suppot for integer dot product extension | ||
| + | * Front end | ||
| + | ** Larger [[instruction queue]] (48 entries, up from 40) | ||
| + | * Back end | ||
| + | ** LSU reorganized | ||
| + | ** Floating-point execution units reorganized | ||
| + | {{expand list}} | ||
Revision as of 23:35, 13 January 2019
| Edit Values | |
| Mongoose 4 µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | Samsung |
| Manufacturer | Samsung |
| Introduction | 2018 |
| Process | 8 nm |
| Instructions | |
| ISA | ARMv8 |
| Succession | |
Exynos Mongoose 4 (M4) is the successor to the Mongoose 3, an 8 nm ARM microarchitecture designed by Samsung for their consumer electronics.
Process Technology
The M4 is fabricated on Samsung's 8 nm process (8LPP).
Compiler support
| Compiler | Arch-Specific | Arch-Favorable |
|---|---|---|
| GCC | -mcpu=exynos-m4 |
-mtune=exynos-m4
|
| LLVM | -mcpu=exynos-m4 |
-mtune=exynos-m4
|
Architecture
The M4 is an incremental microarchitecture that brought a die shrink and minor enhancements.
Key changes from M3
- 8 nm process (from 10 nm)
- ARMv8.2 (from ARMv8)
- Support for full FP16 scalar extension
- Suppot for integer dot product extension
- Front end
- Larger instruction queue (48 entries, up from 40)
- Back end
- LSU reorganized
- Floating-point execution units reorganized
This list is incomplete; you can help by expanding it.
Facts about "Exynos M4 - Microarchitectures - Samsung"
| codename | Cheetah + |
| core count | 4 + |
| designer | Samsung + |
| first launched | 2019 + |
| full page name | samsung/microarchitectures/m4 + |
| instance of | microarchitecture + |
| instruction set architecture | ARMv8.2 + |
| manufacturer | Samsung + |
| microarchitecture type | CPU + |
| name | Cheetah + |
| pipeline stages | 16 + |
| process | 8 nm (0.008 μm, 8.0e-6 mm) + |
