From WikiChip
Revision history of "nvidia/tegra/xavier"
Diff selection: Mark the radio boxes of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.
Facts about "Tegra Xavier - Nvidia"
| core count | 8 + |
| core name | Carmel + |
| designer | Nvidia + |
| die area | 350 mm² (0.543 in², 3.5 cm², 350,000,000 µm²) + |
| family | Tegra + |
| first announced | January 8, 2018 + |
| first launched | June 2018 + |
| full page name | nvidia/tegra/xavier + |
| has ecc memory support | true + |
| instance of | microprocessor + |
| isa | ARMv8 + |
| isa family | ARM + |
| ldate | June 2018 + |
| main image | |
| manufacturer | TSMC + |
| market segment | Artificial Intelligence + and Embedded + |
| max cpu count | 4 + |
| max memory bandwidth | 127.1 GiB/s (130,150.4 MiB/s, 136.473 GB/s, 136,472.586 MB/s, 0.124 TiB/s, 0.136 TB/s) + |
| max memory channels | 8 + |
| microarchitecture | Carmel + and Volta + |
| model number | Tegra194 + |
| name | Xavier + |
| process | 12 nm (0.012 μm, 1.2e-5 mm) + |
| smp max ways | 4 + |
| supported memory type | LPDDR4X-4266 + |
| tdp | 30 W (30,000 mW, 0.0402 hp, 0.03 kW) + |
| tdp (typical) | 20 W (20,000 mW, 0.0268 hp, 0.02 kW) + |
| technology | CMOS + |
| thread count | 8 + |
| transistor count | 9,000,000,000 + |
| word size | 64 bit (8 octets, 16 nibbles) + |