Revision history of "intel/xeon platinum/8176f"

Diff selection: Mark the radio boxes of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

(cur | prev) 02:38, 29 December 2019‎ David (talk | contribs)‎ . . (5,769 bytes) (+115)‎ . . (undo)
(cur | prev) 14:24, 8 May 2019‎ ChippyBot (talk | contribs)‎ m . . (5,654 bytes) (-15)‎ . . (Bot: replacing old packaging template with new module) (undo)
(cur | prev) 16:30, 13 December 2017‎ ChippyBot (talk | contribs)‎ m . . (5,669 bytes) (+1)‎ . . (Bot: moving all {{mpu}} to {{chip}}) (undo)
(cur | prev) 09:25, 23 July 2017‎ David (talk | contribs)‎ . . (5,668 bytes) (+96)‎ . . (undo)
(cur | prev) 09:19, 23 July 2017‎ David (talk | contribs)‎ . . (5,572 bytes) (+15)‎ . . (undo)
(cur | prev) 05:32, 23 July 2017‎ ChippyBot (talk | contribs)‎ m . . (5,557 bytes) (+9)‎ . . (Bot: Automated text replacement (-skylake#Memory_Hierarchy +skylake_(server)#Memory_Hierarchy)) (undo)
(cur | prev) 02:28, 23 July 2017‎ ChippyBot (talk | contribs)‎ m . . (5,548 bytes) (+17)‎ . . (Bot: Automated text replacement (-{{intel|Skylake|l=arch}} +{{intel|Skylake (server)|Skylake|l=arch}})) (undo)
(cur | prev) 02:15, 23 July 2017‎ ChippyBot (talk | contribs)‎ m . . (5,531 bytes) (+9)‎ . . (Bot: Automated text replacement (-|microarch=Skylake +|microarch=Skylake (server))) (undo)
(cur | prev) 02:12, 18 July 2017‎ At32Hz (talk | contribs)‎ . . (5,522 bytes) (+85)‎ . . (undo)
(cur | prev) 21:44, 17 July 2017‎ At32Hz (talk | contribs)‎ . . (5,437 bytes) (+1,981)‎ . . (undo)
(cur | prev) 21:38, 17 July 2017‎ At32Hz (talk | contribs)‎ . . (3,456 bytes) (+111)‎ . . (undo)
(cur | prev) 06:50, 14 July 2017‎ At32Hz (talk | contribs)‎ . . (3,345 bytes) (+128)‎ . . (undo)
(cur | prev) 06:47, 14 July 2017‎ At32Hz (talk | contribs)‎ . . (3,217 bytes) (-2)‎ . . (undo)
(cur | prev) 04:18, 12 July 2017‎ David (talk | contribs)‎ . . (3,219 bytes) (+1,421)‎ . . (undo)
(cur | prev) 04:16, 12 July 2017‎ David (talk | contribs)‎ . . (1,798 bytes) (+480)‎ . . (undo)
(cur | prev) 04:00, 12 July 2017‎ David (talk | contribs)‎ . . (1,318 bytes) (+653)‎ . . (undo)
(cur | prev) 03:15, 12 July 2017‎ David (talk | contribs)‎ . . (665 bytes) (+622)‎ . . (undo)
(cur | prev) 02:30, 12 July 2017‎ David (talk | contribs)‎ . . (43 bytes) (+43)‎ . . (Created page with "{{intel title|Xeon Platinum 8176F}} {{mpu}}")

Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.	Xeon Platinum 8176F - Intel#io +
base frequency	2,100 MHz (2.1 GHz, 2,100,000 kHz) +
chipset	Lewisburg +
clock multiplier	21 +
core count	28 +
core family	6 +
core name	Skylake SP +
core stepping	H0 +
designer	Intel +
family	Xeon Platinum +
first announced	July 11, 2017 +
first launched	July 11, 2017 +
full page name	intel/xeon platinum/8176f +
has advanced vector extensions	true +
has advanced vector extensions 2	true +
has advanced vector extensions 512	true +
has ecc memory support	true +
has extended page tables support	true +
has feature	Advanced Encryption Standard Instruction Set Extension +, Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Vector Extensions 512 +, Enhanced SpeedStep Technology +, Extended Page Tables +, Hyper-Threading Technology +, Intel VT-d +, Intel VT-x +, Intel vPro Technology +, Speed Shift Technology +, Transactional Synchronization Extensions +, Trusted Execution Technology + and Turbo Boost Technology 2.0 +
has intel enhanced speedstep technology	true +
has intel speed shift technology	true +
has intel trusted execution technology	true +
has intel turbo boost technology 2 0	true +
has intel vpro technology	true +
has intel vt-d technology	true +
has intel vt-x technology	true +
has second level address translation support	true +
has simultaneous multithreading	true +
has transactional synchronization extensions	true +
has x86 advanced encryption standard instruction set extension	true +
instance of	microprocessor +
isa	x86-64 +
isa family	x86 +
l1$ size	1,792 KiB (1,835,008 B, 1.75 MiB) +
l1d$ description	8-way set associative +
l1d$ size	896 KiB (917,504 B, 0.875 MiB) +
l1i$ description	8-way set associative +
l1i$ size	896 KiB (917,504 B, 0.875 MiB) +
l2$ description	16-way set associative +
l2$ size	28 MiB (28,672 KiB, 29,360,128 B, 0.0273 GiB) +
l3$ description	11-way set associative +
l3$ size	38.5 MiB (39,424 KiB, 40,370,176 B, 0.0376 GiB) +
ldate	July 11, 2017 +
main image	+
manufacturer	Intel +
market segment	Server +
max case temperature	360.15 K (87 °C, 188.6 °F, 648.27 °R) +
max cpu count	8 +
max memory	786,432 MiB (805,306,368 KiB, 824,633,720,832 B, 768 GiB, 0.75 TiB) +
max memory bandwidth	119.21 GiB/s (122,071.04 MiB/s, 128.001 GB/s, 128,000.763 MB/s, 0.116 TiB/s, 0.128 TB/s) +
max memory channels	6 +
max pcie lanes	48 +
microarchitecture	Skylake (server) +
min case temperature	273.15 K (0 °C, 32 °F, 491.67 °R) +
min dts temperature	0 °C +
model number	8176F +
name	Xeon Platinum 8176F +
package	FCLGA-3647 +
platform	Purley +
process	14 nm (0.014 μm, 1.4e-5 mm) +
s-spec (qs)	QNC8 +
series	8000 +
smp interconnect	UPI +
smp interconnect links	3 +
smp interconnect rate	10.4 GT/s +
smp max ways	8 +
socket	LGA-3647 + and Socket P +
supported memory type	DDR4-2666 +
tdp	173 W (173,000 mW, 0.232 hp, 0.173 kW) +
technology	CMOS +
thread count	56 +
turbo frequency (1 core)	3,800 MHz (3.8 GHz, 3,800,000 kHz) +
word size	64 bit (8 octets, 16 nibbles) +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas

Samsung