From WikiChip
Difference between revisions of "intel/xeon gold/6244"
< intel‎ | xeon gold

Line 24: Line 24:
|l3 desc=11-way set associative
|l3 desc=11-way set associative
|l3 policy=write-back
|l3 policy=write-back
== Memory controller ==
{{memory controller
|max mem=1 TiB
|max bandwidth=131.13 GiB/s
|bandwidth schan=21.86 GiB/s
|bandwidth dchan=43.71 GiB/s
|bandwidth qchan=87.42 GiB/s
|bandwidth hchan=131.13 GiB/s

Revision as of 22:42, 7 May 2019

Edit Values
no photo (ic).svg
General Info

Xeon Gold 6244 is a 64-bit octa-core x86 high performance server microprocessor introduced by Intel in early 2019. The Gold 6244 is based on the Cascade Lake microarchitecture and is manufactured on a 14 nm process. This chip supports 4-way multiprocessing, sports 2 AVX-512 FMA units as well as three Ultra Path Interconnect links. This microprocessor supports up 1 TiB of hexa-channel DDR4-2933 memory, operates at 3.6 GHz with a TDP of 150 W and features a turbo boost frequency of up to 4.4 GHz.


Main article: Cascade Lake § Cache

The Xeon Gold 6244 features a considerably larger non-default 24.75 MiB of L3, a size that would normally be found on an 18-core part.

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$512 KiB
0.5 MiB
524,288 B
4.882812e-4 GiB
L1I$256 KiB
0.25 MiB
262,144 B
2.441406e-4 GiB
8x32 KiB8-way set associative 
L1D$256 KiB
0.25 MiB
262,144 B
2.441406e-4 GiB
8x32 KiB8-way set associativewrite-back

L2$8 MiB
8,192 KiB
8,388,608 B
0.00781 GiB
  8x1 MiB16-way set associativewrite-back

L3$24.75 MiB
25,344 KiB
25,952,256 B
0.0242 GiB
  18x1.375 MiB11-way set associativewrite-back

Memory controller

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR4-2933
Supports ECCYes
Max Mem1 TiB
Max Bandwidth131.13 GiB/s
228.166 GB/s
134,277.12 MiB/s
0.128 TiB/s
0.141 TB/s
Single 21.86 GiB/s
Double 43.71 GiB/s
Quad 87.42 GiB/s
Hexa 131.13 GiB/s
full page nameintel/xeon gold/6244 +
has ecc memory supporttrue +
instance ofmicroprocessor +
l1$ size0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) +
l1d$ description8-way set associative +
l1d$ size0.25 MiB (256 KiB, 262,144 B, 2.441406e-4 GiB) +
l1i$ description8-way set associative +
l1i$ size0.25 MiB (256 KiB, 262,144 B, 2.441406e-4 GiB) +
l2$ description16-way set associative +
l2$ size8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) +
l3$ description11-way set associative +
l3$ size24.75 MiB (25,344 KiB, 25,952,256 B, 0.0242 GiB) +
ldate1900 +
max memory bandwidth131.13 GiB/s (228.166 GB/s, 134,277.12 MiB/s, 0.128 TiB/s, 0.141 TB/s) +
max memory channels6 +
supported memory typeDDR4-2933 +