From WikiChip
Information for "intel/microarchitectures/ice lake (client)"

Basic information

Display titleIce Lake (client) - Microarchitectures - Intel
Default sort keyIce Lake (client), Intel
Page length (in bytes)24,032
Page ID6825
Page content languageEnglish (en)
Page content modelwikitext
Indexing by robotsAllowed
Number of redirects to this page6
Counted as a content pageYes
Number of subpages of this page0 (0 redirects; 0 non-redirects)

Page protection

EditAllow all users (infinite)
MoveAllow all users (infinite)

Edit history

Page creatorAt32Hz (talk | contribs)
Date of page creation00:32, 15 April 2016
Latest editor173.244.217.55 (talk)
Date of latest edit12:31, 20 June 2021
Total number of edits134
Total number of distinct authors17
Recent number of edits (within past 90 days)0
Recent number of distinct authors0

Page properties

Hidden category (1)

This page is a member of 1 hidden category:

Transcluded templates (23)

Templates used on this page:

codenameIce Lake (client) +
core count2 + and 4 +
designerIntel +
first launchedMay 27, 2019 +
full page nameintel/microarchitectures/ice lake (client) +
instance ofmicroarchitecture +
instruction set architecturex86-64 +
manufacturerIntel +
microarchitecture typeCPU +
nameIce Lake (client) +
pipeline stages (max)19 +
pipeline stages (min)14 +
process10 nm (0.01 μm, 1.0e-5 mm) +