From WikiChip
Information for "intel/microarchitectures/cascade lake"

Basic information

Display titleCascade Lake - Microarchitectures - Intel
Default sort keyCascade Lake, Intel
Page length (in bytes)18,682
Page ID27157
Page content languageEnglish (en)
Page content modelwikitext
Indexing by robotsAllowed
Number of redirects to this page3
Counted as a content pageYes
Number of subpages of this page0 (0 redirects; 0 non-redirects)

Page protection

EditAllow all users (infinite)
MoveAllow all users (infinite)

Edit history

Page creatorDavid (talk | contribs)
Date of page creation08:07, 5 December 2017
Latest editorDavid (talk | contribs)
Date of latest edit22:09, 28 November 2018
Total number of edits46
Total number of distinct authors5
Recent number of edits (within past 90 days)20
Recent number of distinct authors3

Page properties

Hidden category (1)

This page is a member of 1 hidden category:

Transcluded templates (24)

Templates used on this page:

codenameCascade Lake +
designerIntel +
first launched2018 +
full page nameintel/microarchitectures/cascade lake +
instance ofmicroarchitecture +
instruction set architecturex86-64 +
manufacturerIntel +
microarchitecture typeCPU +
nameCascade Lake +
pipeline stages (max)19 +
pipeline stages (min)14 +
process14 nm (0.014 μm, 1.4e-5 mm) +