From WikiChip
Talk:intel/microarchitectures/cascade lake
< Talk:intel‎ | microarchitectures

This is the talk page for discussing improvements to the intel/microarchitectures/cascade lake page.
  • Be polite, and welcoming to new users
  • Assume good faith
  • Avoid personal attacks
  • For disputes, seek dispute resolution

DTLB 1G page translations associativity[edit]

This page states that 1G page translations are fully associative. Intel's manual describes Skylake as 4-way. Is there a source for it being fully associative?