From WikiChip
Alder Lake - Microarchitectures - Intel
< intel‎ | microarchitectures
Revision as of 09:18, 14 May 2021 by David (talk | contribs)

Edit Values
Alder Lake µarch
General Info
Arch TypeCPU
DesignerIntel
ManufacturerIntel
Introduction2021
Process10 nm
Core Configs
"+8" can not be assigned to a declared number type with value 8.
8+8,
"+8" can not be assigned to a declared number type with value 6.
6+8,
"+0" can not be assigned to a declared number type with value 6.
6+0
Instructions
ISAx86-64
Cores
Core NamesGolden Cove,
Gracemont
Succession

Alder Lake (ADL) is Intel's successor to Tiger Lake, a 10 nm microarchitecture for mainstream workstations, desktops, and mobile devices.


Symbol version future.svg Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release.

Process Technology

Intel is planning Alder Lake to be built on an improved 10 nm Superfin node, or 10 nm++. This will be the case for both the powerful Golden Cove cores, and Gracemont cores.

History

In January 2021 Intel teased Alder Lake in their CES 2021 speech.

Architecture

Key changes from Tiger Lake

  • Core
    • Hybrid Golden Cove(big core) & Gracemont(small core) microarchitecture
    • At least 20% IPC improvements
    • 10 nm Enhanced SuperFin(ESF) node
  • Memory
    • Support for DDR5
    • Speeds of at least 4800MHz, up to 5600MHz
  • Improved power delivery system