From WikiChip
Revision history of "amd/cores/rome"
View logs for this page

Diff selection: Mark the radio boxes of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

Facts about "Rome - Cores - AMD"
back imageFile:amd rome (back).jpg +
designerAMD +
first announcedMay 16, 2017 +
first launchedAugust 7, 2019 +
instance ofcore +
isax86-64 +
isa familyx86 +
main imageFile:amd rome (front).jpg +
main image captionPackage front +
manufacturerTSMC + and GlobalFoundries +
microarchitectureZen 2 +
nameRome +
packageFCLGA-4094 +
process7 nm (0.007 μm, 7.0e-6 mm) + and 14 nm (0.014 μm, 1.4e-5 mm) +
socketSocket SP3 + and LGA-4094 +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +