Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "amd/cores/picasso"
(Picasso) |
|||
| Line 14: | Line 14: | ||
|predecessor=Raven Ridge | |predecessor=Raven Ridge | ||
|predecessor link=amd/cores/raven ridge | |predecessor link=amd/cores/raven ridge | ||
| − | |||
| − | |||
}} | }} | ||
| − | ''' | + | '''Picasso''' is the name of the core for [[AMD]]'s mainstream mobile APUs line based on the {{amd|Zen|l=arch}} CPU and {{amd|Vega|l=arch}} GPU microarchitectures succeeding {{\\|Raven Ridge}}. Picasso processors are fabricated on GlobalFoundries [[12 nm process]] and incorporate [[four cores]]. |
Revision as of 00:37, 10 December 2017
| Edit Values | |
| Picasso | |
| General Info | |
| Designer | AMD |
| Manufacturer | GlobalFoundries |
| Introduction | November, 2017 (announced) |
| Microarchitecture | |
| ISA | x86-64 (x86) |
| Microarchitecture | Zen |
| Word Size | 8 octets 64 bit16 nibbles |
| Process | 12 nm 0.012 μm 1.2e-5 mm |
| Technology | CMOS |
| Succession | |
Picasso is the name of the core for AMD's mainstream mobile APUs line based on the Zen CPU and Vega GPU microarchitectures succeeding Raven Ridge. Picasso processors are fabricated on GlobalFoundries 12 nm process and incorporate four cores.
Facts about "Picasso - Cores - AMD"
| designer | AMD + |
| first announced | November 2017 + |
| instance of | core + |
| isa | x86-64 + |
| isa family | x86 + |
| manufacturer | GlobalFoundries + |
| microarchitecture | Zen + |
| name | Picasso + |
| process | 12 nm (0.012 μm, 1.2e-5 mm) + |
| technology | CMOS + |
| word size | 64 bit (8 octets, 16 nibbles) + |
