From WikiChip
Difference between revisions of "ambric/am2000/am2012"
< ambric‎ | am2000

(Created page with "{{ambric title|Am2012}} {{mpu | name = Am2012 | no image = Yes | image = | image size = | caption = | designer...")
 
m (Bot: switching template from {{mpu}} to a more generic {{chip}})
 
(6 intermediate revisions by 2 users not shown)
Line 1: Line 1:
 
{{ambric title|Am2012}}
 
{{ambric title|Am2012}}
−
{{mpu
+
{{chip
 
| name                = Am2012
 
| name                = Am2012
 
| no image            = Yes
 
| no image            = Yes
Line 8: Line 8:
 
| designer            = Ambric
 
| designer            = Ambric
 
| manufacturer        =  
 
| manufacturer        =  
−
| model number        =  
+
| model number        = Am2012
 
| part number        = Am2012
 
| part number        = Am2012
 
| market              = Embedded
 
| market              = Embedded
−
| first announced    = November 15, 2007
+
| first announced    = October 10, 2006
−
| first launched      = November 15, 2007
+
| first launched      = January 2007
 
| last order          = 2012
 
| last order          = 2012
 
| last shipment      = 2012
 
| last shipment      = 2012
Line 21: Line 21:
 
| frequency          = 333 MHz
 
| frequency          = 333 MHz
 
| bus type            =  
 
| bus type            =  
−
| bus speed          =  
+
| bus speed          = 100 MHz
 
| bus rate            =  
 
| bus rate            =  
−
| clock multiplier    =  
+
| clock multiplier    = 3.3
  
 
| microarch          = Ambric  
 
| microarch          = Ambric  
Line 40: Line 40:
 
| thread count        =  
 
| thread count        =  
 
| max cpus            =  
 
| max cpus            =  
−
| max memory          =  
+
| max memory          = 4 GiB
  
 
| electrical          =  
 
| electrical          =  
Line 72: Line 72:
 
| socket 0 type      =  
 
| socket 0 type      =  
 
}}
 
}}
 +
'''Am2012''' was an [[MPPA]] introduced in late 2006 by [[Ambric]]. This model was made of {{ambric|am2000#Architecture|12 Brics}} arranged as a grid, making up a total of 96 {{arch|32}} [[RICS]]-like cores operating asynchronously at 1-333 MHz.
 +
 +
== Architecture ==
 +
{{main|ambric/am2000#Architecture|l1=Am2000 § Architecture}}
 +
The Am2012 is made of 12 homogeneous 'Brics' laid out in a grid to form 96 cores and 96 RAM units.
 +
 +
General layout:
 +
* 12x Brics
 +
** 2x Computer Unit (CU)
 +
*** 2x SRD {{arch|32}} CPU
 +
*** 2x RD {{arch|32}} CPU
 +
** 2x [[RAM]] Unit (RU)
 +
*** 4x 2 KB [[SRAM]] bank
 +
 +
== Cache ==
 +
The Am2012 contains 12 Brics, each with its own [[RAM]] Unit (RU) of 13 kB of SRAM for a total of 156 kB of SRAM.
 +
 +
== Memory controller ==
 +
{{integrated memory controller
 +
| type              = DDR2-400
 +
| controllers        = 2
 +
| channels          = 1
 +
| ecc support        =
 +
| max bandwidth      =
 +
| bandwidth schan    =
 +
| bandwidth dchan    =
 +
| max memory        = 4 GiB
 +
}}
 +
 +
== Expansions ==
 +
* [[has feature::PCIe]]
 +
* [[has feature::JTAG]]
 +
* [[has feature::GPIO]] @ 100 MHz
 +
* [[has feature::serial flash]]

Latest revision as of 15:16, 13 December 2017

Edit Values
Am2012
General Info
DesignerAmbric
Model NumberAm2012
Part NumberAm2012
MarketEmbedded
IntroductionOctober 10, 2006 (announced)
January 2007 (launched)
End-of-life2012 (last order)
2012 (last shipment)
General Specs
FamilyAm2000
SeriesGen 1
LockedNo
Frequency333 MHz
Bus speed100 MHz
Clock multiplier3.3
Microarchitecture
MicroarchitectureAmbric
Process130 nm
TechnologyCMOS
Word Size32 bit
Cores96
Max Memory4 GiB

Am2012 was an MPPA introduced in late 2006 by Ambric. This model was made of 12 Brics arranged as a grid, making up a total of 96 32-bit RICS-like cores operating asynchronously at 1-333 MHz.

Architecture[edit]

Main article: Am2000 § Architecture

The Am2012 is made of 12 homogeneous 'Brics' laid out in a grid to form 96 cores and 96 RAM units.

General layout:

  • 12x Brics

Cache[edit]

The Am2012 contains 12 Brics, each with its own RAM Unit (RU) of 13 kB of SRAM for a total of 156 kB of SRAM.

Memory controller[edit]

Integrated Memory Controller
Type DDR2-400
Controllers 2
Channels 1
Max memory 4 GiB

Expansions[edit]

  • PCIe
  • JTAG
  • GPIO @ 100 MHz
  • serial flash
Retrieved from "https://en.wikichip.org/w/index.php?title=ambric/am2000/am2012&oldid=69225"
Facts about "Am2012 - Ambric"
RDF feed
base frequency333 MHz (0.333 GHz, 333,000 kHz) +
bus speed100 MHz (0.1 GHz, 100,000 kHz) +
clock multiplier3.3 +
core count96 +
designerAmbric +
familyAm2000 +
first announcedOctober 10, 2006 +
first launchedJanuary 2007 +
full page nameambric/am2000/am2012 +
has featurePCIe +, JTAG +, GPIO + and serial flash +
has locked clock multiplierfalse +
instance ofmicroprocessor +
last order2012 +
last shipment2012 +
ldateJanuary 2007 +
market segmentEmbedded +
max memory4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) +
microarchitectureAmbric +
model numberAm2012 +
nameAm2012 +
part numberAm2012 +
process130 nm (0.13 μm, 1.3e-4 mm) +
seriesGen 1 +
technologyCMOS +
word size32 bit (4 octets, 8 nibbles) +