-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Differential Memory Interface (DMI) - IBM
< ibm
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
v · d · e | |
Interconnect Architectures | |
![]() | |
Concepts | |
General | |
Peripheral | |
Storage Devices | |
Audio Devices | |
Differential Memory Interface (DMI) is an IBM proprietary memory interconnect architecture that facilitates serialized, memory-agnostic, communication between a host CPU and a buffered memory chip.
Overview[edit]
The Differential Memory Interface is a proprietary interface developed by IBM designed to transport memory commands, data, and address through a high-speed SerDes from a host CPU to an OPMB-compliant memory buffer chip. DMI is a memory-agnostic interface which may be used any sort of memory by abstracting the details behind the buffer chip. DMI was first introduced with POWER8.
Implementations[edit]
Processor | POWER8 | POWER9 |
---|---|---|
Data Rate | 9.6 GT/s | 9.6 GT/s |
Links | 4x DMI | 4x DMI |
Bandwidth | 28.8 GB/s | 28.8 GB/s |
See also[edit]
Retrieved from "https://en.wikichip.org/w/index.php?title=ibm/dmi&oldid=94272"