Semiconductor & Computer Engineering
-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
NNP - Intel Nervana
< nervana
| NNP | |
| |
| Developer | Intel |
| Manufacturer | Intel, TSMC |
| Type | Neural Processors |
| Introduction | May 23, 2018 (announced) 2019 (launch) |
| Process | 28 nm 0.028 μm , 16 nm2.8e-5 mm 0.016 μm , 10 nm1.6e-5 mm 0.01 μm
1.0e-5 mm |
| Technology | CMOS |
| Package | PCIe x16 Gen 3 Card, OCP OAM, M.2 |
Neural Network Processors (NNP) are a family of neural processors designed by Intel Nervana for both inference and training.
Retrieved from "https://en.wikichip.org/w/index.php?title=nervana/nnp&oldid=88858"
Facts about "Neural Network Processors (NNP) - Intel Nervana"
| designer | Intel + |
| first announced | May 23, 2018 + |
| first launched | 2019 + |
| full page name | nervana/nnp + |
| instance of | integrated circuit family + |
| main designer | Intel + |
| manufacturer | Intel + and TSMC + |
| name | NNP + |
| package | PCIe x16 Gen 3 Card +, OCP OAM + and M.2 + |
| process | 28 nm (0.028 μm, 2.8e-5 mm) +, 16 nm (0.016 μm, 1.6e-5 mm) + and 10 nm (0.01 μm, 1.0e-5 mm) + |
| technology | CMOS + |