Xeon Silver 4112 - Intel

	Edit Values
	Xeon Silver 4112
	General Info
Designer	Intel
Manufacturer	Intel
Model Number	4112
Part Number	BX806734112,; CD8067303562100
S-Spec	SR3GN; QN0E (QS)
Market	Server
Introduction	July 11, 2017 (announced); July 11, 2017 (launched)
Release Price	$473.00
Shop	Amazon
	General Specs
Family	Xeon Silver
Series	4000
Locked	Yes
Frequency	2,600 MHz
Turbo Frequency	3,000 MHz (1 core)
Clock multiplier	26
CPUID	0x50654
	Microarchitecture
ISA	x86-64 (x86)
Microarchitecture	Skylake (server)
Platform	Purley
Chipset	Lewisburg
Core Name	Skylake SP
Core Family	6
Core Stepping	U0
Process	14 nm
Technology	CMOS
Word Size	64 bit
Cores	4
Threads	8
Max Memory	768 GiB
	Multiprocessing
Max SMP	2-Way (Multiprocessor)
	Electrical
TDP	85 W
Tcase	0 °C – 76 °C
TDTS	0 °C – 89 °C
	Packaging
	Template:packages/intel/fclga-3647

Xeon Silver 4112 is a 64-bit quad-core x86 dual-socket mid-range performance server microprocessor introduced by Intel in mid-2017. The Silver 4112, which is based on the server configuration of the Skylake microarchitecture and is manufactured on a 14 nm process, sports 1 AVX-512 FMA unit as well as two Ultra Path Interconnect links. This microprocessor, which operates at 2.6 GHz with a TDP of 85 W and a turbo boost frequency of up to 3 GHz, supports up 768 GiB of hexa-channel DDR4-2400 ECC memory.

Cache

Main article: Skylake § Cache

The Xeon Silver 4112 features a considerably larger non-default 8.25 MiB of L3, a size that would normally be found on a 6-core part.

[Edit/Modify Cache Info]

Cache Organization

Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.

L1$

256 KiB

262,144 B
0.25 MiB

L1I$	128 KiB 131,072 B 0.125 MiB	4x32 KiB	8-way set associative
L1D$	128 KiB 131,072 B 0.125 MiB	4x32 KiB	8-way set associative	write-back

L2$

4 MiB

4,096 KiB
4,194,304 B
0.00391 GiB

		4x1 MiB	16-way set associative	write-back

L3$

8.25 MiB

8,448 KiB
8,650,752 B
0.00806 GiB

		6x1.375 MiB	11-way set associative	write-back

Memory controller

[Edit/Modify Memory Info]

Integrated Memory Controller

Max Type	DDR4-2400
Supports ECC	Yes
Max Mem	768 GiB
Controllers	2
Channels	6
Max Bandwidth	107.3 GiB/s 109,875.2 MiB/s 115.212 GB/s 115,212.498 MB/s 0.105 TiB/s 0.115 TB/s
Bandwidth	Single 17.88 GiB/s Double 35.76 GiB/s Quad 71.53 GiB/s Hexa 107.3 GiB/s

Expansions

[Edit/Modify Expansions Info]

Expansion Options

PCIe

Revision	3.0
Max Lanes	48
Configs	x16, x8, x4

Features

[Edit/Modify Supported Features]

Supported x86 Extensions & Processor Features

MMX	MMX Extension
EMMX	Extended MMX Extension
SSE	Streaming SIMD Extensions
SSE2	Streaming SIMD Extensions 2
SSE3	Streaming SIMD Extensions 3
SSSE3	Supplemental SSE3
SSE4.1	Streaming SIMD Extensions 4.1
SSE4.2	Streaming SIMD Extensions 4.2
AVX	Advanced Vector Extensions
AVX2	Advanced Vector Extensions 2
AVX-512	Advanced Vector 512-bit
AVX512F	AVX-512 Foundation
AVX512CD	AVX-512 Conflict Detection
AVX512BW	AVX-512 Byte and Word
AVX512DQ	AVX-512 Doubleword and Quadword Instructions
AVX512VL	AVX-512 Vector Length
ABM	Advanced Bit Manipulation
BMI1	Bit Manipulation Instruction Set 1
BMI2	Bit Manipulation Instruction Set 2
FMA3	3-Operand Fused-Multiply-Add
AES	AES Encryption Instructions
RdRand	Hardware RNG
ADX	Multi-Precision Add-Carry
CLMUL	Carry-less Multiplication Extension
F16C	16-bit Floating Point Conversion

x86-16	16-bit x86
x86-32	32-bit x86
x86-64	64-bit x86
Real	Real Mode
Protected	Protected Mode
SMM	System Management Mode
FPU	Integrated x87 FPU
NX	No-eXecute
HT	Hyper-Threading
TBT 2.0	Turbo Boost Technology 2.0
EIST	Enhanced SpeedStep Technology
SST	Speed Shift Technology
TXT	Trusted Execution Technology (SMX)
vPro	Intel vPro
VT-x	VT-x (Virtualization)
EPT	Extended Page Tables (SLAT)
TSX	Transactional Synchronization Extensions
VMD	Volume Management Device
NM	Node Manager
KPT	Key Protection Technology
PTT	Platform Trust Technology
MBE Ctrl	Mode-Based Execute Control

Frequencies

See also: Intel's CPU Frequency Behavior

[Modify Frequency Info]

Mode	Base	Turbo Frequency/Active Cores
Mode	Base	1	2	3	4
Normal	2,600 MHz	3,000 MHz	3,000 MHz	2,900 MHz	2,900 MHz
AVX2	2,200 MHz	2,900 MHz	2,900 MHz	2,600 MHz	2,600 MHz
AVX512	1,100 MHz	1,800 MHz	1,800 MHz	1,400 MHz	1,400 MHz

Benchmarks

[Edit Benchmarks]

Test: SPEC CPU2017
Tested: 2017-10-17 13:59:50-0400
Chips: 2, Cores: 8, Threads: 8

Vendor: HPE
System: ProLiant DL380 Gen10 (2.60 GHz, Intel Xeon Silver 4112)

SPECspeed2017_fp_base: 41.4

Test: SPEC CPU2017
Tested: 2017-10-23 20:49:08-0400
Chips: 2, Cores: 8, Copies: 16

Vendor: HPE
System: ProLiant DL360 Gen10 (2.60 GHz, Intel Xeon Silver 4112)

SPECrate2017_fp_base: 51.8

Test: SPEC CPU2017
Tested: 2017-10-18 17:58:43-0400
Chips: 2, Cores: 8, Copies: 16

Vendor: HPE
System: ProLiant DL380 Gen10 (2.60 GHz, Intel Xeon Silver 4112)

SPECrate2017_int_base: 44

Test: SPEC CPU2017
Tested: 2017-10-24 15:29:40-0400
Chips: 2, Cores: 8, Threads: 8

Vendor: HPE
System: ProLiant DL360 Gen10 (2.60 GHz, Intel Xeon Silver 4112)

SPECspeed2017_fp_base: 41.4

Test: SPEC CPU2017
Tested: 2017-10-17 10:35:09-0400
Chips: 2, Cores: 8, Threads: 8

Vendor: HPE
System: ProLiant DL380 Gen10 (2.60 GHz, Intel Xeon Silver 4112)

SPECspeed2017_int_base: 6.61

Test: SPEC CPU2017
Tested: 2017-10-23 16:05:38-0400
Chips: 2, Cores: 8, Copies: 16

Vendor: HPE
System: ProLiant DL360 Gen10 (2.60 GHz, Intel Xeon Silver 4112)

SPECrate2017_int_base: 44.1

Test: SPEC CPU2017
Tested: 2017-10-18 22:42:26-0400
Chips: 2, Cores: 8, Copies: 16

Vendor: HPE
System: ProLiant DL380 Gen10 (2.60 GHz, Intel Xeon Silver 4112)

SPECrate2017_fp_base: 51.4

Test: SPEC CPU2017
Tested: 2017-10-24 12:05:11-0400
Chips: 2, Cores: 8, Threads: 8

Vendor: HPE
System: ProLiant DL360 Gen10 (2.60 GHz, Intel Xeon Silver 4112)

SPECspeed2017_int_base: 6.63

Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.	Xeon Silver 4112 - Intel +, Xeon Silver 4112 - Intel +, Xeon Silver 4112 - Intel +, Xeon Silver 4112 - Intel +, Xeon Silver 4112 - Intel +, Xeon Silver 4112 - Intel +, Xeon Silver 4112 - Intel +, Xeon Silver 4112 - Intel + and Xeon Silver 4112 - Intel#io +
base frequency	2,600 MHz (2.6 GHz, 2,600,000 kHz) +
chipset	Lewisburg +
clock multiplier	26 +
core count	4 +
core family	6 +
core name	Skylake SP +
core stepping	U0 +
cpuid	0x50654 +
designer	Intel +
family	Xeon Silver +
first announced	July 11, 2017 +
first launched	July 11, 2017 +
full page name	intel/xeon silver/4112 +
has advanced vector extensions	true +
has advanced vector extensions 2	true +
has advanced vector extensions 512	true +
has ecc memory support	true +
has extended page tables support	true +
has feature	Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Speed Shift Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Transactional Synchronization Extensions +, Extended Page Tables + and Advanced Vector Extensions 512 +
has intel enhanced speedstep technology	true +
has intel speed shift technology	true +
has intel trusted execution technology	true +
has intel turbo boost technology 2 0	true +
has intel vpro technology	true +
has intel vt-x technology	true +
has locked clock multiplier	true +
has second level address translation support	true +
has simultaneous multithreading	true +
has transactional synchronization extensions	true +
has x86 advanced encryption standard instruction set extension	true +
instance of	microprocessor +
isa	x86-64 +
isa family	x86 +
l1$ size	256 KiB (262,144 B, 0.25 MiB) +
l1d$ description	8-way set associative +
l1d$ size	128 KiB (131,072 B, 0.125 MiB) +
l1i$ description	8-way set associative +
l1i$ size	128 KiB (131,072 B, 0.125 MiB) +
l2$ description	16-way set associative +
l2$ size	4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) +
l3$ description	11-way set associative +
l3$ size	8.25 MiB (8,448 KiB, 8,650,752 B, 0.00806 GiB) +
ldate	July 11, 2017 +
main image	+
manufacturer	Intel +
market segment	Server +
max case temperature	349.15 K (76 °C, 168.8 °F, 628.47 °R) +
max cpu count	2 +
max dts temperature	89 °C +
max memory	786,432 MiB (805,306,368 KiB, 824,633,720,832 B, 768 GiB, 0.75 TiB) +
max memory bandwidth	107.3 GiB/s (109,875.2 MiB/s, 115.212 GB/s, 115,212.498 MB/s, 0.105 TiB/s, 0.115 TB/s) +
max memory channels	6 +
max pcie lanes	48 +
microarchitecture	Skylake (server) +
min case temperature	273.15 K (0 °C, 32 °F, 491.67 °R) +
min dts temperature	0 °C +
model number	4112 +
name	Xeon Silver 4112 +
package	FCLGA-3647 +
part number	BX806734112 + and CD8067303562100 +
platform	Purley +
process	14 nm (0.014 μm, 1.4e-5 mm) +
release price	$ 473.00 (€ 425.70, £ 383.13, ¥ 48,875.09) +
s-spec	SR3GN +
s-spec (qs)	QN0E +
series	4000 +
smp interconnect	UPI +
smp interconnect links	2 +
smp interconnect rate	9.6 GT/s +
smp max ways	2 +
socket	Socket P + and LGA-3647 +
supported memory type	DDR4-2400 +
tdp	85 W (85,000 mW, 0.114 hp, 0.085 kW) +
technology	CMOS +
thread count	8 +
turbo frequency (1 core)	3,000 MHz (3 GHz, 3,000,000 kHz) +
word size	64 bit (8 octets, 16 nibbles) +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas

Samsung

Contents

Cache

Memory controller

Expansions

Features

Frequencies

Benchmarks