Semiconductor & Computer Engineering
-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Colossus - Graphcore
| Edit Values | |
| Colossus µarch | |
| General Info | |
| Arch Type | NPU |
| Designer | Graphcore |
| Manufacturer | TSMC |
| Introduction | 2018 |
| Process | 16 nm |
Colossus is a 16 nm microarchitecture for high-performance neural processors designed by Graphcore set to be introduced in late-2018.
Etymology[edit]
Codename Colossus was chosen in honor of Tommy Flowers and the Colossus computer.
Process Technology[edit]
Colossus is designed to be fabricated on TSMC's 16 nm FinFET process.
Architecture[edit]
 |
This section is empty; you can help add the missing info by editing this page. |
Die[edit]
Floorplan[edit]
- 16 nm process
- ~800 mm² die size
- 23,647,173,309 transistors
- 1,216 PUs
- 2 Grids of 608 PUs each
- 8 x 19 blocks
- 4 PUs / block
- 8 x 19 blocks
- 300 MiB on-die memory
- 2 Grids of 608 PUs each
.png)
Retrieved from "https://en.wikichip.org/w/index.php?title=graphcore/microarchitectures/colossus&oldid=79503"
Hidden category:
Facts about "Colossus - Graphcore"
| codename | Colossus + |
| designer | Graphcore + |
| first launched | 2018 + |
| full page name | graphcore/microarchitectures/colossus + |
| instance of | microarchitecture + |
| manufacturer | TSMC + |
| name | Colossus + |
| process | 16 nm (0.016 μm, 1.6e-5 mm) + |