From WikiChip
AWS Graviton4 - Annapurna Labs (Amazon)
< annapurna labs
Revision as of 15:23, 10 December 2023 by David (talk | contribs)

Edit Values
no photo (ic).svg
General Info
Microarchitecture

AWS Graviton4 (Alpine ALC14C00) is a hexanonaconta-core ARMv9 multiprocessor designed by Amazon (Annapurna Labs) for Amazon's own infrastructure. Graviton4 is a 5 nm(?) 7-chiplet design SoC based on the Arm CMN-700 mesh interconnect and Neoverse V2 core microarchitecture. This chip supports dodeca-channel DDR5-5600 ECC memory.

This 4th-generation server processor was first announced during Amazon's AWS re:Invent 2023 by Adam Selipsky in his keynote. The general rollout for the Graviton4 chip in the AWS data center took place in early 2024. These processors are offered as part of Amazon's EC2 instances.

Retrieved from "https://en.wikichip.org/w/index.php?title=annapurna_labs/graviton/graviton4&oldid=102002"
Facts about "AWS Graviton4 - Annapurna Labs (Amazon)"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
AWS Graviton4 - Annapurna Labs (Amazon)#io +
core count96 +
designerAnnapurna Labs +
die count7 +
familyGraviton +
first announcedNovember 28, 2023 +
first launchedNovember 28, 2023 +
full page nameannapurna labs/graviton/graviton4 +
has ecc memory supporttrue +
instance ofmicroprocessor +
is multi-chip packagetrue +
isaARMv9.0-A +
isa familyARM +
l1$ size12,288 KiB (12,582,912 B, 12 MiB) +
l1d$ size6,144 KiB (6,291,456 B, 6 MiB) +
l1i$ size6,144 KiB (6,291,456 B, 6 MiB) +
l2$ size192 MiB (196,608 KiB, 201,326,592 B, 0.188 GiB) +
ldateNovember 28, 2023 +
main imageFile:graviton4.png +
main image captionGraviton4 Package Front +
manufacturerTSMC +
market segmentServer +
max cpu count2 +
max memory bandwidth500.679 GiB/s (512,695.312 MiB/s, 537.6 GB/s, 537,600 MB/s, 0.489 TiB/s, 0.538 TB/s) +
max memory channels12 +
max pcie lanes96 +
microarchitectureNeoverse V2 +
model numberGraviton4 +
nameAWS Graviton4 +
part numberALC14C00 +
smp interconnectCache Coherent Interconnect for Accelerators (CCIX) +
smp interconnect links3 +
smp max ways2 +
supported memory typeDDR5-5600 +
technologyCMOS +
thread count96 +
word size64 bit (8 octets, 16 nibbles) +