• amd/k6-2/k6-2-333afr
  | image = Ic-photo-AMD--AMD-K6-2 333AFR-(K6-2-CPU).png | core count = 1
  3 KB (387 words) - 16:08, 13 December 2017
• amd/k6-2/k6-2-500afx
  | image = Ic-photo-AMD--AMD-K6-2 500AFX-(K6-2-CPU).png | core count = 1
  3 KB (353 words) - 16:08, 13 December 2017
• amd/k6-2/k6-2-380ack
  | image = Ic-photo-AMD--AMD-K6-2 380ACK--(K6-2 CPU).jpg | core count = 1
  3 KB (347 words) - 16:08, 13 December 2017
• amd/duron/d800aut1b
  | image = CPU AMD Duron 800.jpg | core count = 1
  4 KB (438 words) - 16:07, 13 December 2017
• amd/duron/d900aut1b
  | image = Ic-photo-AMD--D900AUT1B-(K7-Duron-CPU).png | core count = 1
  4 KB (437 words) - 16:07, 13 December 2017
• amd/microarchitectures/k6
  | atype = CPU | predecessor link = amd/microarchitectures/k5
  4 KB (578 words) - 18:57, 22 May 2019
• amd/microarchitectures/k7
  |atype=CPU |cores=1
  6 KB (923 words) - 16:48, 3 March 2022
• amd/microarchitectures/k8
  |atype=CPU |cores=1
  2 KB (261 words) - 01:06, 19 June 2023
• amd/microarchitectures/k9
  | atype = CPU | predecessor link = amd/microarchitectures/k8
  2 KB (287 words) - 17:28, 1 December 2018
• amd/microarchitectures/k10
  |atype=CPU |cores=1
  2 KB (261 words) - 16:24, 4 January 2022
• amd/microarchitectures/piledriver
  |atype=CPU |cores=1
  2 KB (223 words) - 19:54, 14 July 2021
• amd/microarchitectures/zen
  |atype=CPU |extension 7=SSE4.1
  79 KB (12,095 words) - 15:27, 9 June 2023
• amd/microarchitectures/zen 2
  |atype=CPU |extension 8=SSE4.1
  57 KB (8,701 words) - 22:11, 9 October 2022
• amd/k6-iii/amd-k6-iii-333afr
  | image = Ic-photo-AMD--AMD-K6-III 333AFK-(K6-CPU).jpg | core count = 1
  3 KB (362 words) - 16:09, 13 December 2017
• intel/xeon e5
  {{see also|intel/microarchitectures/westmere|l1=Westmere µarch}} {{main|intel/microarchitectures/ivy bridge|l1=Ivy Bridge µarch}}
  11 KB (1,395 words) - 08:36, 4 November 2020
• intel/xeon e5/e5-2690 v4
  | max memory = 1,536 GiB | v core = 1.82 V
  5 KB (567 words) - 00:55, 29 April 2018
• intel/packages/lga-1567
  ...ctured based on the {{intel|Nehalem|l=arch}} and {{intel|Westmere|l=arch}} microarchitectures. ...><th>Max Mem</th><th>S</th><th>C</th><th>T</th><th>{{x86|AES}}</th><th>TBT 1.0</th><th>HT</th></tr>
  2 KB (275 words) - 22:17, 12 April 2017
• arm holdings/microarchitectures/cortex-a53
  |atype=CPU |cores=1
  6 KB (758 words) - 13:01, 6 March 2022
• mediatek/helio/mt6797
  |frequency 2=1,850 MHz |frequency 3=1,400 MHz
  6 KB (713 words) - 21:16, 2 May 2021
• mediatek/helio/mt6797m
  | frequency 2 = 1,850 MHz | frequency 3 = 1,400 MHz
  6 KB (617 words) - 02:35, 14 December 2019

View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)