This is a string property representing the instruction set architecture (ISA) of the system or chip.

Pages using the property "instruction set architecture"

Showing 25 pages using this property.

View (previous 25 | next 25) (20 | 50 | 100 | 250 | 500)

A
Athlon - AMD +	x86  +
Atom x3 - Intel +	x86-64  +
Atom x5 - Intel +	x86-64  +
Atom x7 - Intel +	x86-64  +
Atom - Intel +	IA-32  +, x86-64  +
Au1 - Microarchitectures - Alchemy +	MIPS32  +
Ax - Apple +	ARM  +
B
Bonnell - Microarchitectures - Intel +	x86-64  +
Broadwell - Microarchitectures - Intel +	x86-64  +
Bulldozer - Microarchitectures - AMD +	x86-64  +
C
Cannon Lake - Microarchitectures - Intel +	x86-64  +
Carmel - Microarchitectures - Nvidia +	ARMv8  +
Cascade Lake - Microarchitectures - Intel +	x86-64  +
Celerity - Microarchitectures +	RISC-V  +
Celeron - Intel +	IA-32  +, x86-64  +
Centriq - Qualcomm +	ARMv8  +
CHA - Microarchitectures - Centaur Technology +	x86-64  +
Chivano - Microarchitectures - Intel +	IA-64  +
Cloud AI - Qualcomm +	Custom  +
cnMIPS - Microarchitectures - Cavium +	MIPS64  +
Coffee Lake - Microarchitectures - Intel +	x86-64  +
Comet Lake - Microarchitectures - Intel +	x86-64  +
Cooper Lake - Microarchitectures - Intel +	x86-64  +
COPS I - National Semiconductor +	COPS  +
COPS II - National Semiconductor +	COP400  +