-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Cavium Coherent Processor Interconnect (CCPI) - Cavium
< cavium
v · d · e | |
Interconnect Architectures | |
Concepts | |
General | |
Peripheral | |
Storage Devices | |
Audio Devices | |
Cavium Coherent Processor Interconnect (CCPI') is an interconnect architecture designed by Cavium for their microprocessors.
This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information. |
Retrieved from "https://en.wikichip.org/w/index.php?title=cavium/ccpi&oldid=84965"