Semiconductor & Computer Engineering
-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
SHAVE - Intel Movidius
< movidius
| Edit Values | |
| SHAVE µarch | |
| General Info | |
| Arch Type | DSP |
| Designer | Movidius |
| Manufacturer | TSMC |
| Introduction | 2011 |
| Pipeline | |
| Type | VLIW |
Streaming Hybrid Architecture Vector Engine (SHAVE) is a hybrid microarchitecture designed by Movidius for their vision processors. SHAVE is incorporated into Movidius Myriad family of vision processors.
Architecture
Retrieved from "https://en.wikichip.org/w/index.php?title=movidius/microarchitectures/shave_v2.0&oldid=75043"
Facts about "SHAVE v2.0 - Microarchitectures - Intel Movidius"
| codename | SHAVE v2.0 + |
| designer | Movidius + |
| first launched | 2011 + |
| full page name | movidius/microarchitectures/shave v2.0 + |
| instance of | microarchitecture + |
| instruction set architecture | SHAVE + and SPARC v8 + |
| manufacturer | TSMC + |
| name | SHAVE v2.0 + |
| phase-out | 2014 + |
| process | 65 nm (0.065 μm, 6.5e-5 mm) + |