EPYC Embedded 3101 - AMD

	Edit Values
	EPYC Embedded 3101
	General Info
Designer	AMD
Manufacturer	GlobalFoundries
Model Number	3101
Market	Server, Embedded
Introduction	February 21, 2018 (announced); February 21, 2018 (launched)
Shop	Amazon
	General Specs
Family	EPYC Embedded
Series	3000
Frequency	2,100 MHz
Turbo Frequency	2,900 MHz (1 core)
Clock multiplier	21
	Microarchitecture
ISA	x86-64 (x86)
Microarchitecture	Zen
Core Name	Snowy Owl
Process	14 nm
Transistors	4,800,000,000
Technology	CMOS
Die	213 mm²
Word Size	64 bit
Cores	4
Threads	4
Max Memory	512 GiB
	Multiprocessing
Max SMP	1-Way (Uniprocessor)
	Electrical
TDP	35 W
Tjunction	0 °C – 95 °C
	Packaging
	Template:packages/amd/package sp4r2

EPYC Embedded 3101 is a 64-bit octa-core x86 embedded microprocessor introduced by AMD in early 2018 for dense servers and edge devices. Fabricated on a 14 nm process based on the Zen microarchitecture, this chip operates at 2.1 GHz with a TDP of 35 W and a turbo frequency of up to 2.9 GHz. The 3101 supports up to 512 GiB of dual-channel DDR4-2666 ECC memory.

Preliminary Data! Information presented in this article deal with a microprocessor or chip that was recently announced or leaked, thus missing information regarding its features and exact specification. Information may be incomplete and can change by final release.

Cache

Main article: Zen § Cache

[Edit/Modify Cache Info]

Cache Organization

Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.

L1$

384 KiB

393,216 B
0.375 MiB

L1I$	256 KiB 262,144 B 0.25 MiB	4x64 KiB	4-way set associative
L1D$	128 KiB 131,072 B 0.125 MiB	4x32 KiB	8-way set associative	write-back

L2$

2 MiB

2,048 KiB
2,097,152 B
0.00195 GiB

		4x512 KiB	8-way set associative	write-back

L3$

8 MiB

8,192 KiB
8,388,608 B
0.00781 GiB

		1x8 MiB	16-way set associative	write-back

Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.	EPYC Embedded 3101 - AMD#pcie +
base frequency	2,100 MHz (2.1 GHz, 2,100,000 kHz) +
clock multiplier	21 +
core count	4 +
core family	23 +
core model	1 +
core name	Snowy Owl +
core stepping	B2 +
cpuid	0x00800F12 +
designer	AMD +
die area	213 mm² (0.33 in², 2.13 cm², 213,000,000 µm²) +
family	EPYC Embedded +
first announced	February 21, 2018 +
first launched	February 21, 2018 +
full page name	amd/epyc embedded/3101 +
has advanced vector extensions	true +
has advanced vector extensions 2	true +
has amd amd-v technology	true +
has amd amd-vi technology	true +
has amd secure encrypted virtualization technology	true +
has amd secure memory encryption technology	true +
has amd sensemi technology	true +
has amd transparent secure memory encryption technology	true +
has ecc memory support	true +
has feature	Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension + and SenseMI Technology +
has locked clock multiplier	true +
has x86 advanced encryption standard instruction set extension	true +
instance of	microprocessor +
isa	x86-64 +
isa family	x86 +
l1$ size	384 KiB (393,216 B, 0.375 MiB) +
l1d$ description	8-way set associative +
l1d$ size	128 KiB (131,072 B, 0.125 MiB) +
l1i$ description	4-way set associative +
l1i$ size	256 KiB (262,144 B, 0.25 MiB) +
l2$ description	8-way set associative +
l2$ size	2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) +
l3$ description	16-way set associative +
l3$ size	8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) +
last order	2028 +
ldate	February 21, 2018 +
manufacturer	GlobalFoundries +
market segment	Server + and Embedded +
max cpu count	1 +
max junction temperature	368.15 K (95 °C, 203 °F, 662.67 °R) +
max memory	524,288 MiB (536,870,912 KiB, 549,755,813,888 B, 512 GiB, 0.5 TiB) +
max memory bandwidth	39.74 GiB/s (40,693.283 MiB/s, 42.67 GB/s, 42,670 MB/s, 0.0388 TiB/s, 0.0427 TB/s) +
max memory channels	2 +
max sata ports	8 +
max usb ports	4 +
microarchitecture	Zen +
min junction temperature	273.15 K (0 °C, 32 °F, 491.67 °R) +
model number	3101 +
name	EPYC Embedded 3101 +
package	SP4r2 +
part number	PE3101BIR4KAF +
process	14 nm (0.014 μm, 1.4e-5 mm) +
series	3000 +
smp max ways	1 +
supported memory type	DDR4-2666 +
tdp	35 W (35,000 mW, 0.0469 hp, 0.035 kW) +
technology	CMOS +
thread count	4 +
transistor count	4,800,000,000 +
turbo frequency (1 core)	2,900 MHz (2.9 GHz, 2,900,000 kHz) +
turbo frequency (4 cores)	2,900 MHz (2.9 GHz, 2,900,000 kHz) +
word size	64 bit (8 octets, 16 nibbles) +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas

Samsung

Cache