-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
ET-Maxion - Microarchitectures - Esperanto
Edit Values | |
ET-Maxion µarch | |
General Info | |
Arch Type | CPU |
Designer | Esperanto |
Manufacturer | TSMC |
Introduction | 2018 |
Process | 7 nm |
Pipeline | |
Type | Superscalar, Superpipeline |
OoOE | Yes |
Speculative | Yes |
Reg Renaming | Yes |
Instructions | |
ISA | RV64 |
Extensions | I, M, A, F, D, C |
Succession | |
Contemporary | |
ET-Minion |
ET-Maxion is a high-performance RISC-V microarchitecture designed by Esperanto. ET-Maxion is also sold as a licensable IP core.
Process Technology
ET-Minion is designed and optimized for TSMC's 7 nm process although it may be back-ported to older nodes in the future.
Architecture
Key changes from BOOM v2
This section is empty; you can help add the missing info by editing this page. |
Retrieved from "https://en.wikichip.org/w/index.php?title=esperanto/microarchitectures/et-maxion&oldid=71583"
Hidden category:
Facts about "ET-Maxion - Microarchitectures - Esperanto"
codename | ET-Maxion + |
designer | Esperanto + |
first launched | 2018 + |
full page name | esperanto/microarchitectures/et-maxion + |
instance of | microarchitecture + |
instruction set architecture | RV64 + |
manufacturer | TSMC + |
microarchitecture type | CPU + |
name | ET-Maxion + |
process | 7 nm (0.007 μm, 7.0e-6 mm) + |