Semiconductor & Computer Engineering
From WikiChip
z900 - Microarchitectures - IBM
| Edit Values | |
| z900 µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | IBM |
| Manufacturer | IBM |
| Introduction | October 3, 2000 |
| Phase-out | June 30, 2006 |
| Process | 0.180 µm |
| Core Configs | 12, 20 |
| Pipeline | |
| Type | Scalar, Pipelined |
| OoOE | No |
| Speculative | Yes |
| Reg Renaming | No |
| Stages | 7 |
| Instructions | |
| ISA | z/Architecture |
| Cache | |
| L1I Cache | 256 KiB/core |
| L1D Cache | 256 KiB/core |
| L2 Cache | 8-16 MiB/cluster |
z900 was a z/Architecture-based microarchitecture designed by IBM and introduced in 2000 for their z900 processors and 2064-series mainframes.
Process Technology
The z900 microprocessors were manufactured on IBM's 0.180 µm process bulk technology with copper interconnections.
Architecture
Key changes from ESA/390 G6
 |
This section is empty; you can help add the missing info by editing this page. |
Overview
| |
This section is empty; you can help add the missing info by editing this page. |
Die
| |
This section is empty; you can help add the missing info by editing this page. |
Facts about "z900 - Microarchitectures - IBM"
| codename | z900 + |
| core count | 12 + and 20 + |
| designer | IBM + |
| first launched | October 3, 2000 + |
| full page name | ibm/microarchitectures/z900 + |
| instance of | microarchitecture + |
| instruction set architecture | z/Architecture + |
| manufacturer | IBM + |
| microarchitecture type | CPU + |
| name | z900 + |
| phase-out | June 30, 2006 + |
| pipeline stages | 7 + |
| process | 180 nm (0.18 μm, 1.8e-4 mm) + |