Edit Values
Willow Cove µarch
General Info
Arch Type	CPU
Designer	Intel
Manufacturer	Intel
Introduction	2020
Process	10 nm++
Instructions
ISA	x86-64
Succession
Sunny Cove Golden Cove

Willow Cove is the successor to Sunny Cove, a high-performance 10 nm+ x86 core microarchitecture designed by Intel for an array of server and client products, including Tiger Lake.

History

Intel Core roadmap

Willow Cove was originally unveiled by Intel at their 2018 architecture day. Willow Cove is intended to succeed Sunny Cove in the 2020 timeframe.

Process Technology

Willow Cove is designed to take advantage of Intel's 10 nm process.

Architecture & General Changes

Key changes from Sunny Cove

• 10nm+
• New cache subsystem
• Security features
• 125% increase in L2 cache per core (1.25Mb up from 0.5 Mb)
• 50% increase in L3 cache per core (3Mb up from 2Mb)
• Increased IPC compared to sunny cove
• Intel Xe graphics (up to 96 execution units compared to 64 execution units in ice lake)
• Tiger lake U & Y series offer up to LPDDR4X 4266Mhz
• Next generation PCIe 4.0
• Up to 8 core 16 threads (Tiger Lake H series)

This list is incomplete; you can help by expanding it.

May the best architecture win! Zen3 APU(mobile) VS Tiger Lake 🐯

Vote for your favourite chip! Zen3 APU(mobile) VS Tiger lake : https://forms.gle/LB4hm4NUDbZHiEHT9 Please don’t take down the survey. It is for important research purposes😁

New instructions

Willow Cove introduced a number of new instructions:

• Control-flow Enforcement Technology (CET) enhancements
• MOVDIR - Direct stores
• Additional AVX-512 extensions:
  • AVX512_VP2INTERSECT - AVX-512 Vector Intersection Instructions

Only on server parts (Sapphire Rapids):

• ENQCMD - Enqueue Stores

Bibliography

• Intel Architecture Day 2018, December 11, 2018