Xeon D-1653N - Intel

	Edit Values
	Xeon D-1653N
	General Info
Designer	Intel
Manufacturer	Intel
Model Number	D-1653N
Part Number	GG8068204235902
S-Spec	SRG04
Market	Server, Embedded
Introduction	April 2, 2019 (announced); April 2, 2019 (launched)
Release Price	$748.00 (tray)
Shop	Amazon
	General Specs
Family	Xeon D
Series	D-1600
Locked	Yes
Frequency	2,800 MHz
Turbo Frequency	3,100 MHz (1 core)
Bus type	DMI 2.0
Clock multiplier	28
	Microarchitecture
ISA	x86-64 (x86)
Microarchitecture	Broadwell
Platform	Grangeville
Core Name	Hewitt Lake
Core Family	6
Core Model	6
Core Stepping	A1
Process	14 nm
Transistors	3,200,000,000
Technology	CMOS
Die	246.24 mm²
Word Size	64 bit
Cores	8
Threads	16
Max Memory	128 GiB
	Multiprocessing
Max SMP	1-Way (Uniprocessor)
	Electrical
TDP	65 W
Tjunction	– 105 °C
Tcase	– 71 °C
	Packaging
Package	FCBGA-1667 (FCBGA)
Dimension	37.5 mm × 37.5 mm × 3.557 mm
Pitch	0.7 mm
Contacts	1667

Xeon D-1653N is a 64-bit octa-core x86 microserver SoC introduced by Intel in early 2019. The D-1653N is based on the Broadwell microarchitecture and is fabricated on their 14 nm process. It operates at 2.8 GHz with a TDP of 65 W and a turbo frequency of 3.1 GHz. This processor supports up to 128 GiB of dual-channel DDR4-2400 memory.

Cache

Main article: Broadwell § Cache

[Edit/Modify Cache Info]

Cache Organization

Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.

L1$

512 KiB

524,288 B
0.5 MiB

L1I$	256 KiB 262,144 B 0.25 MiB	8x32 KiB	8-way set associative
L1D$	256 KiB 262,144 B 0.25 MiB	8x32 KiB	8-way set associative	write-back

L2$

2 MiB

2,048 KiB
2,097,152 B
0.00195 GiB

		8x256 KiB	8-way set associative	write-back

L3$

12 MiB

12,288 KiB
12,582,912 B
0.0117 GiB

		8x1.5 MiB	16-way set associative	write-back

Graphics

This SoC has no integrated graphics processing unit.

Memory controller

[Edit/Modify Memory Info]

Integrated Memory Controller

Max Type	DDR4-2400
Supports ECC	Yes
Max Mem	128 GiB
Controllers	1
Channels	2
Max Bandwidth	35.76 GiB/s 36,618.24 MiB/s 38.397 GB/s 38,397.008 MB/s 0.0349 TiB/s 0.0384 TB/s
Bandwidth	Single 17.88 GiB/s Double 35.76 GiB/s

Expansions

[Edit/Modify Expansions Info]

Expansion Options

PCIe	Revision: 3.0
	Max Lanes: 24
	Configuration: x16, x8, x4

PCIe	Revision: 2.0
	Max Lanes: 8
	Configuration: x8, x4

USB	Revision: 3.0
	Max Ports: 4

USB	Revision: 2.0
	Max Ports: 4

SATA	Revision: 3
	Max Ports: 6

Networking

[Edit/Modify Network Info]

Networking

Ethernet

10GbE	Yes (Ports: 4)

Features

[Edit/Modify Supported Features]

Supported x86 Extensions & Processor Features

MMX	MMX Extension
EMMX	Extended MMX Extension
SSE	Streaming SIMD Extensions
SSE2	Streaming SIMD Extensions 2
SSE3	Streaming SIMD Extensions 3
SSSE3	Supplemental SSE3
SSE4.1	Streaming SIMD Extensions 4.1
SSE4.2	Streaming SIMD Extensions 4.2
AVX	Advanced Vector Extensions
AVX2	Advanced Vector Extensions 2
ABM	Advanced Bit Manipulation
BMI1	Bit Manipulation Instruction Set 1
BMI2	Bit Manipulation Instruction Set 2
FMA3	3-Operand Fused-Multiply-Add
AES	AES Encryption Instructions
RdRand	Hardware RNG
ADX	Multi-Precision Add-Carry
CLMUL	Carry-less Multiplication Extension
F16C	16-bit Floating Point Conversion

x86-16	16-bit x86
x86-32	32-bit x86
x86-64	64-bit x86
Real	Real Mode
Protected	Protected Mode
SMM	System Management Mode
FPU	Integrated x87 FPU
NX	No-eXecute
HT	Hyper-Threading
TBT 2.0	Turbo Boost Technology 2.0
EIST	Enhanced SpeedStep Technology
TXT	Trusted Execution Technology (SMX)
VT-x	VT-x (Virtualization)
VT-d	VT-d (I/O MMU virtualization)
EPT	Extended Page Tables (SLAT)
TSX	Transactional Synchronization Extensions
Secure Key	Secure Key Technology
SMEP	OS Guard Technology
QAT	Integrated QuickAssist Technology

Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.	Xeon D-1653N - Intel#pcie +
back image	+
base frequency	2,800 MHz (2.8 GHz, 2,800,000 kHz) +
bus type	DMI 2.0 +
clock multiplier	28 +
core count	8 +
core family	6 +
core model	6 +
core name	Hewitt Lake +
core stepping	A1 +
designer	Intel +
die area	246.24 mm² (0.382 in², 2.462 cm², 246,240,000 µm²) +
family	Xeon D +
first announced	April 2, 2019 +
first launched	April 2, 2019 +
full page name	intel/xeon d/d-1653n +
has advanced vector extensions	true +
has advanced vector extensions 2	true +
has ecc memory support	true +
has extended page tables support	true +
has feature	Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Trusted Execution Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables +, Transactional Synchronization Extensions +, Secure Key Technology +, OS Guard + and Integrated QuickAssist Technology +
has integrated intel quickassist technology	true +
has intel enhanced speedstep technology	true +
has intel secure key technology	true +
has intel supervisor mode execution protection	true +
has intel trusted execution technology	true +
has intel turbo boost technology 2 0	true +
has intel vt-d technology	true +
has intel vt-x technology	true +
has locked clock multiplier	true +
has second level address translation support	true +
has simultaneous multithreading	true +
has transactional synchronization extensions	true +
has x86 advanced encryption standard instruction set extension	true +
instance of	microprocessor +
isa	x86-64 +
isa family	x86 +
l1$ size	512 KiB (524,288 B, 0.5 MiB) +
l1d$ description	8-way set associative +
l1d$ size	256 KiB (262,144 B, 0.25 MiB) +
l1i$ description	8-way set associative +
l1i$ size	256 KiB (262,144 B, 0.25 MiB) +
l2$ description	8-way set associative +
l2$ size	2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) +
l3$ description	16-way set associative +
l3$ size	12 MiB (12,288 KiB, 12,582,912 B, 0.0117 GiB) +
ldate	April 2, 2019 +
main image	+
manufacturer	Intel +
market segment	Server + and Embedded +
max case temperature	344.15 K (71 °C, 159.8 °F, 619.47 °R) +
max cpu count	1 +
max junction temperature	378.15 K (105 °C, 221 °F, 680.67 °R) +
max memory	131,072 MiB (134,217,728 KiB, 137,438,953,472 B, 128 GiB, 0.125 TiB) +
max memory bandwidth	35.76 GiB/s (36,618.24 MiB/s, 38.397 GB/s, 38,397.008 MB/s, 0.0349 TiB/s, 0.0384 TB/s) +
max memory channels	2 +
max sata ports	6 +
max usb ports	4 +
microarchitecture	Broadwell +
model number	D-1653N +
name	Xeon D-1653N +
package	FCBGA-1667 +
part number	GG8068204235902 +
platform	Grangeville +
process	14 nm (0.014 μm, 1.4e-5 mm) +
release price	$ 748.00 (€ 673.20, £ 605.88, ¥ 77,290.84) +
release price (tray)	$ 748.00 (€ 673.20, £ 605.88, ¥ 77,290.84) +
s-spec	SRG04 +
series	D-1600 +
smp max ways	1 +
supported memory type	DDR4-2400 +
tdp	65 W (65,000 mW, 0.0872 hp, 0.065 kW) +
technology	CMOS +
thread count	16 +
transistor count	3,200,000,000 +
turbo frequency (1 core)	3,100 MHz (3.1 GHz, 3,100,000 kHz) +
word size	64 bit (8 octets, 16 nibbles) +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas

Samsung

Contents

Cache

Graphics

Memory controller

Expansions

Networking

Features