Edit Values
Xeon E-2124G
Coffee Lake S, Front
General Info
Designer	Intel
Manufacturer	Intel
Model Number	E-2124G
Market	Desktop, Workstation
Shop	Amazon
General Specs
Family	Xeon E
Series	E-2000
Locked	Yes
Frequency	3,400 MHz
Turbo Frequency	4,500 MHz (1 core)
Bus type	DMI 3.0
Bus rate	4 × 8 GT/s
Clock multiplier	34
Microarchitecture
ISA	x86-64 (x86)
Microarchitecture	Coffee Lake
Platform	Coffee Lake
Chipset	300 series
Core Name	Coffee Lake S
Core Family	6
Core Model	158
Process	14 nm
Technology	CMOS
Die	126 mm²
Word Size	64 bit
Cores	4
Threads	4
Max Memory	64 GiB
Multiprocessing
Max SMP	1-Way (Uniprocessor)
Electrical
TDP	72 W
Packaging
Package FCLGA-1151 (LGA) FC-LGA14C Dimension 37.5 mm x 37.5 mm x 4.4 mm Pitch 0.914 mm Contacts 1151 Socket LGA-1151

Xeon E-2124G is a 64-bit quad-core high-end performance x86 workstation microprocessor set to be introduced by Intel in early 2018. This processor, which is based on the Coffee Lake microarchitecture, is manufactured on Intel's 3rd generation enhanced 14nm++ process. The E-2124G operates at 3.4 GHz with a TDP of 72 W and a turbo boost of up to 4.5 GHz. This chip integrates Intel's UHD Graphics P630 GPU operating at 350 MHz with a burst frequency of up to 1.15 GHz and supports up to 64 GiB of dual-channel DDR4-2666 memory with ECC support.

Preliminary Data! Information presented in this article deal with a microprocessor or chip that was recently announced or leaked, thus missing information regarding its features and exact specification. Information may be incomplete and can change by final release.

Cache

Main article: Coffee Lake § Cache

[Edit/Modify Cache Info]

Cache Organization Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes.

L1$ 256 KiB 262,144 B 0.25 MiB L1I$ 128 KiB 131,072 B 0.125 MiB 4x32 KiB 8-way set associative   L1D$ 128 KiB 131,072 B 0.125 MiB 4x32 KiB 8-way set associative write-back L2$ 1 MiB 1,024 KiB 1,048,576 B 9.765625e-4 GiB     4x256 KiB 4-way set associative write-back L3$ 8 MiB 8,192 KiB 8,388,608 B 0.00781 GiB     4x2 MiB 16-way set associative write-back