From WikiChip
Difference between revisions of "hisilicon/kunpeng/920-4826"
< hisilicon‎ | kunpeng

Line 41: Line 41:
 
|l2 cache=24 MiB
 
|l2 cache=24 MiB
 
|l2 break=48x512 KiB
 
|l2 break=48x512 KiB
−
|l3 cache=48 MiB
+
|l3 cache=46 MiB
−
|l3 break=48x1 MiB
+
|l3 break=46x1 MiB
 
}}
 
}}
  

Revision as of 23:43, 4 March 2020

Edit Values
Kunpeng 920-4826
kunpeng 920 (front).png
General Info
DesignerHiSilicon,
ARM Holdings
ManufacturerTSMC
Model Number920-4826
MarketServer
IntroductionApril 26, 2019 (announced)
April 26, 2019 (launched)
General Specs
FamilyHi16xx
Series920
Frequency2,600 MHz
Microarchitecture
ISAARMv8.2 (ARM)
MicroarchitectureTaiShan v110
Core NameTaiShan v110
Transistors20,000,000,000
TechnologyCMOS
MCPYes (3 dies)
Word Size64 bit
Cores48
Threads48
Max Memory1 TiB
Multiprocessing
Max SMP4-Way (Multiprocessor)
Electrical
TDP158 W
Hi1620 on exhibit.

Kunpeng 920-4826 is a octatetraconta-core 64-bit ARM server microprocessor introduced by HiSilicon in early 2019. Fabricated by TSMC on a 7nm HPC process based on the TaiSHan v110 microarchitecture, this chip incorporates 48 cores operating at 2.6 GHz with a TDP of 150 W. This chip supports up to 1 TiB of octa-channel DDR4-2933 memory.

Cache

Main article: TaiShan v110 § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$6 MiB
6,144 KiB
6,291,456 B
L1I$3 MiB
3,072 KiB
3,145,728 B
48x64 KiB  
L1D$3 MiB
3,072 KiB
3,145,728 B
48x64 KiB  
L2$24 MiB
24,576 KiB
25,165,824 B
0.0234 GiB
  48x512 KiB  
L3$46 MiB
47,104 KiB
48,234,496 B
0.0449 GiB
  46x1 MiB  

Memory controller

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR4-2933
Supports ECCYes
Max Mem1 TiB
Controllers1
Channels8
Width64 bit
Max Bandwidth190.7 GiB/s
195,276.8 MiB/s
204.763 GB/s
204,762.566 MB/s
0.186 TiB/s
0.205 TB/s
Bandwidth
Single 23.84 GiB/s
Double 47.68 GiB/s
Quad 95.37 GiB/s
Octa 190.7 GiB/s

Expansions

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIeRevision: 4.0
Max Lanes: 40
Configuration: x16, x8, x4
USBRevision: 3.0
Max Ports: 4
SATARevision: 3.0
Max Ports: 2

Features

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported ARM Extensions & Processor Features
NEONAdvanced SIMD extension
CRC32CRC-32 checksum Extension
CryptoCryptographic Extension
FP16ARMv8.2-A half-precision floating-point extension
RASReliability, Availability, and Serviceability extension

Utilizing devices

  • HiSilicon D06
  • TaiShan 5280
  • TaiShan 5290
  • TaiShan X6000

This list is incomplete; you can help by expanding it.

Retrieved from "https://en.wikichip.org/w/index.php?title=hisilicon/kunpeng/920-4826&oldid=96326"
Facts about "Kunpeng 920-4826 - HiSilicon"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Kunpeng 920-4826 - HiSilicon#pcie +
base frequency2,600 MHz (2.6 GHz, 2,600,000 kHz) +
core count48 +
core nameTaiShan v110 +
designerHiSilicon + and ARM Holdings +
die count3 +
familyHi16xx +
first announcedApril 26, 2019 +
first launchedApril 26, 2019 +
full page namehisilicon/kunpeng/920-4826 +
has ecc memory supporttrue +
instance ofmicroprocessor +
is multi-chip packagetrue +
isaARMv8.2 +
isa familyARM +
l1$ size6,144 KiB (6,291,456 B, 6 MiB) +
l1d$ size3,072 KiB (3,145,728 B, 3 MiB) +
l1i$ size3,072 KiB (3,145,728 B, 3 MiB) +
l2$ size24 MiB (24,576 KiB, 25,165,824 B, 0.0234 GiB) +
l3$ size48 MiB (49,152 KiB, 50,331,648 B, 0.0469 GiB) +
ldateApril 26, 2019 +
main imageFile:kunpeng 920 (front).png +
manufacturerTSMC +
market segmentServer +
max cpu count4 +
max memory1,048,576 MiB (1,073,741,824 KiB, 1,099,511,627,776 B, 1,024 GiB, 1 TiB) +
max memory bandwidth190.7 GiB/s (195,276.8 MiB/s, 204.763 GB/s, 204,762.566 MB/s, 0.186 TiB/s, 0.205 TB/s) +
max memory channels8 +
max sata ports2 +
max usb ports4 +
microarchitectureTaiShan v110 +
model number920-4826 +
nameKunpeng 920-4826 +
series920 +
smp max ways4 +
supported memory typeDDR4-2933 +
tdp158 W (158,000 mW, 0.212 hp, 0.158 kW) +
technologyCMOS +
thread count48 +
transistor count20,000,000,000 +
used byHiSilicon D06 +, TaiShan 5280 +, TaiShan 5290 + and TaiShan X6000 +
word size64 bit (8 octets, 16 nibbles) +