From WikiChip
Difference between revisions of "preferred networks/microarchitectures/mn-core"
< preferred networks

(mn-core)
 
 
Line 1: Line 1:
 
{{pfn title|MN-Core}}
 
{{pfn title|MN-Core}}
 
{{microarchitecture
 
{{microarchitecture
 +
|atype=NPU
 
|name=MN-Core
 
|name=MN-Core
 +
|designer=Preferred Networks
 +
|manufacturer=TSMC
 +
|introduction=2020
 +
|process=12 nm
 +
|processing elements=512
 
}}
 
}}
 
'''MN-Core''' is a [[neural processor]] microarchitecture designed by [[Preferred Networks]] for its {{pfn|mn|own series of supercomputers}}.
 
'''MN-Core''' is a [[neural processor]] microarchitecture designed by [[Preferred Networks]] for its {{pfn|mn|own series of supercomputers}}.

Latest revision as of 14:47, 27 November 2019

Edit Values
MN-Core µarch
General Info
Arch TypeNPU
DesignerPreferred Networks
ManufacturerTSMC
Introduction2020
Process12 nm
PE Configs512

MN-Core is a neural processor microarchitecture designed by Preferred Networks for its own series of supercomputers.

Retrieved from "https://en.wikichip.org/w/index.php?title=preferred_networks/microarchitectures/mn-core&oldid=94603"
Facts about "MN-Core - Preferred Networks"
RDF feed
codenameMN-Core +
nameMN-Core +