Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "samsung/microarchitectures/m5"
(Exynos M5 would not be produced) |
m (Reverted edits by 92.184.125.116 (talk) to last revision by David) |
||
| Line 12: | Line 12: | ||
|successor link=samsung/microarchitectures/m6 | |successor link=samsung/microarchitectures/m6 | ||
}} | }} | ||
| − | '''Exynos Mongoose 5''' ('''M5''') is the successor to the {{\\|Mongoose 4}}, a [[7 nm]] [[ARM]] microarchitecture designed by [[Samsung]] for their consumer electronics. | + | '''Exynos Mongoose 5''' ('''M5''') is the successor to the {{\\|Mongoose 4}}, a [[7 nm]] [[ARM]] microarchitecture designed by [[Samsung]] for their consumer electronics. |
| − | |||
Revision as of 20:03, 13 October 2019
| Edit Values | |
| Mongoose 5 µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | Samsung |
| Manufacturer | Samsung |
| Introduction | 2020 |
| Process | 8 nm |
| Succession | |
Exynos Mongoose 5 (M5) is the successor to the Mongoose 4, a 7 nm ARM microarchitecture designed by Samsung for their consumer electronics.
 |
Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release. |
Process Technology
The M5 is planned to be fabricated on Samsung's 7 nm process (7LPP).
Compiler support
| Compiler | Arch-Specific | Arch-Favorable |
|---|---|---|
| GCC | -mcpu=exynos-m5 |
-mtune=exynos-m5
|
| LLVM | -mcpu=exynos-m5 |
-mtune=exynos-m5
|
Architecture
Key changes from M4
 |
This section is empty; you can help add the missing info by editing this page. |
Facts about "Exynos M5 - Microarchitectures - Samsung"
| codename | Lion M5 + |
| core count | 2 + |
| designer | Samsung + |
| first launched | 2020 + |
| full page name | samsung/microarchitectures/m5 + |
| instance of | microarchitecture + |
| instruction set architecture | ARMv8.2 + |
| manufacturer | Samsung + |
| microarchitecture type | CPU + |
| name | Lion M5 + |
| pipeline stages | 16 + |
| process | 7 nm (0.007 μm, 7.0e-6 mm) + |