Semiconductor & Computer Engineering
-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Difference between revisions of "intel/microarchitectures/palm cove"
< intel | microarchitectures
(palm cove) |
(No difference)
|
Revision as of 15:05, 29 January 2019
| Edit Values | |
| Palm Cove µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | Intel |
| Manufacturer | Intel |
| Introduction | 2018 |
| Process | 10 nm |
| Instructions | |
| ISA | x86-64 |
| Succession | |
Palm Cove is a high-performance 10 nm x86 core microarchitecture designed by Intel for an array of server and client products.
Process Technology
Palm Cove is designed to take advantage of Intel's 10 nm process.
Architecture
Key changes from Skylake (Server)
 |
Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release. |
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/microarchitectures/palm_cove&oldid=86382"
Facts about "Palm Cove - Microarchitectures - Intel"
| codename | Palm Cove + |
| designer | Intel + |
| first launched | 2018 + |
| full page name | intel/microarchitectures/palm cove + |
| instance of | microarchitecture + |
| instruction set architecture | x86-64 + |
| manufacturer | Intel + |
| microarchitecture type | CPU + |
| name | Palm Cove + |
| process | 10 nm (0.01 μm, 1.0e-5 mm) + |